The Mnemosyne architecture defines a compatible framework for a family of implementations with a range of capabilities. The following implementation-defined parameters are used in the rest of the document in boldface. The value indicated is for MicroUnity's first Mnemosyne implementation.

Param	Interpretation	Malua	I Donato of Inval	7
eter	merpretation	Value	Range of legal values	
С	log ₂ logical memory words in SRAM cache	13	C ≥ 1	
В	log ₂ physical memory words in SRAM cache physical memory block	11	B ≥ 1	
\$	number of bits per word of an SRAM physical memory block	9	S \$0	
t	size of tag field in cache entry	13	t = 2P	
е	size of ECC field in cache entry, in bits	118	e 10g2 (8W+t+1+ e)+1	
n	number of physical memory blocks used to produce a logical memory word	10	n ≥ 8W + t + 1 + e S	
Ŋ	number of SFAM physical memory blocks, not including redundant blocks.	40	N = n(2C-B)	
D	number of divisions of SPAM physical memory blocks covered by separate sets of redundant blocks.		Y ≤ D ≤ 16	٠,
R	number of redundant SRAM. physical memory blocks in each redundancy division	2	1 ≤ R ≤ 16	
	number of DRAM row and column address interface pins	12	9 < P < (A *8- E)/2	
	number of address interface pins which may be configured as row-address-only pins	0	0 ≤ K ≤ P	
	log ₂ of number of interleaved accesses in DRAM interface	2	0 < 1 < 16	
	log ₂ of number of banks of DRAM expansion	2	I ≤ E ≤ 15	

Interfaces and Block Diagram

Mnemosyne uses two Hermes unidirectional, byte-wide, differential, packetoriented data channels for its main, high-bandwidth interface between a memory control unit and Mnemosyne's memory. This interface is designed to be cascadeable, with the output of a Mnemosyne chip connected to the input of another, to expand the size of memory that can be reached via a single set of data

For evaluation only

- 199 - microunity confidential

channels. An external memory control unit is in complete control of the selection and timing of operations within Mnemosyne and in complete control of the timing and content of information on the high-bandwidth interfaces.

A Cerberus bit-serial interface provides access to configuration, diagnostic and tester information, using TTL signal levels at a moderate data rate.

Mnemosyne contains additional interfaces to conventional dynamic random-access memory devices (DRAM) using TTL signals. Each Mnemosyne device contains output signals to independently control four banks of DRAM memory; each bank is nominally 9 bytes wide, and connects to a single of bidirectional data interface pins. Each DRAM bank may use 24-bit addresses, to handle up to 16M-"word" DRAM memory capacity (such as 16Mx4 organized, 64-Mbit DRAM). Up to four banks of DRAM may be connected to each Mnemosyne device, permitting up to 0.5 Gbyte of DRAM per Mnemosyne chip.

Nearly all Mnemosyne circuits use a single power sapply voltage, nominally at 3.3 Volts (5% tolerance). A second voltage of 5.0 Volts (5% tolerance) is used only for TTL interface circuits. Power dissipation is TBD. Initial packaging is TAB (Tape Automated Bonding).

Pin assignments are to be defined there are 174 signal pins and 466 pins for 3.3V power, 5.0V power and substrate for a total of 640 pins.


pin 3 (N //N	rreaning
HIÇ, Hi7.0V	hi-bandwidth input
HoC, Hoz.o	hi-bandwidth output
DOMAGO /	DRAM data
Af1.03,00 0	DRAM address
RAS30, CAS30, WE3.0	₽RAM control
SC, SD, SN _{3.0}	Cerberus interface
	fotal signal pins
VDD % % CQV	3.3 V above VSS
VCC ⁴⁴ ****	5.0 V above VSS
VSS	most negative supply
	total pins
	DND HIC, HI7.0 HIC, HI7.0 HIC, HI7.0 HIC, HI7.0 DOT.0 DOT.0 A11.03.0 RAS3.0 CAS3.0 WE3.0 SC, SD, SN3.0

⁴⁴Internal circuit documentation names this signal VDDO.

MU 0023412

Highly Confidential

The following is a diagram of the Mnemosyne device interfaces: (Numerical values are shown for MicroUnity's first implementation.)



Aboduto Mesin			A 434 1			
Absolute Maxim	um Ratings".	-	MIN .	NOM.	MAX	UNIT
					•	
-						
	·					

Recommended operating conditions	MIN	NOM	MAX	UNIT	REF
V _T : Termination equivalent voltage		5.0			
Main supply voltage VDD	3,14	3.3	3.47	V	VSS
TTL supply voltage VCC	4.75	5.0	5.25		VSS
Operating free-air temperature	0		70	С	

Highly Confidential

Electrical characteristics	MIN	TYP	MAX	UNIT	REF
V _{OH} : H-state output voltage HoC, Ho _{7.0}				V	VDD
V _{OL} : L-state output voltage HoC, Ho ₇₀				٧	VDD
VIH: H-state input voltage HiC, Hi70				٧	VDD
V _{IL} : L-state input voltage HiC, Hi ₇₀				V	VDD
IOH: H-state output current HoC, Ho70				mΑ	
I _{OL} : L-state output current HoC, Ho ₇₀				mΑ	
I _{IH} : H-state input current HiC, Hi70			(A)	mΑ	
IIL: L-state input current HiC, Hi70				πÃ	
C _{IN} : Input capacitance HiC, Hi ₇₀		A		рF	
C _{OUT} : Output capacitance HoC, Ho ₇₀				рF	
V _{OH} : H-state output voltage A ₁₁₀₃₀ ,	2.4		*5.5	٧	VSS
RASa n. CASa n. WEa n. DQz1 n			- Washington		
Vol.: L-state output voltage A ₁₁₀₃	Q		0.4	٧	VSS
RAS ₃₀ , CAS ₃₀ , WE ₃₀ , DQ ₇₁₀		4.4		1	
VIL: H-state input voltage DO)		0.4	٧	VSS
V _{IH} : H-state input voltage DQ7	2.4		5.5	V	VSS
V _{IL} : L-state input voltage DQ 1.0	-0.5		8.0	V	VSS
VIH: H-state input voltage SD	2.0		5 .5	٧	VSS
VIH: H-state input voltage SC, SN3.0	2.0		5.5	٧	VSS
V _{IL} : L-state input voltage SC SD, SN3 0	-0,5		0.8	٧	VSS
IOH: H-state output current Art. 03.0				μΑ	
IOL: L-state output current A _{11.030} , RAS ₃₀ , CAS ₃₀ , WE ₃₀ , DQ7 ₁₀			16	mΑ	
RAS ₃₀ , CAS ₃₀ , WE ₃₀ , DQ ₇₁₀	»				
Iou: L-state output current SD	M me.		16	mΑ	
Ioz: Off-state output current St	210°		10	μΑ	
loz: Off-state output current DO 100	-10		10	μΑ	
In: Histate input current SC, SN30	-10		10	μΑ	
IIL Lestate input current SC, SN ₃₀	-10		10	μΑ	
C _N . Input capacitance SC, SN ₃₀			4.0	pF	
COUT: Output or input-output			4.0	pF	
capacitance, SD, A ₁₁₀₃₀ , RAS ₃₀ ,					
CAS ₃₀ , WE ₃₀ , DQ ₇₁₀					

Switching characteristics	MIN	TYP	MAX	LINIT
t _{BC} : HiC clock cycle time	1000	 '	IVIAA	DIVIT
t _{BCH} : HiC clock high time	400		 	ps
t _{BCL} : HiC clock low time		ļ		ps
t _{BT} : HiC clock transition time	400	`	400	ps
	<u> </u>		100	ps
tas: set-up time, Hi70 valid to HiC xition	200		. 100	ps
t _{BH} : hold time, HiC xition to Hi ₇₀ invalid	-200		-100	ps
tos: skew between HoC and Ho70	-50		5Q	ps
tc: SC clock cycle time	50		da. V	ns
tch: SC clock high time	20			ns
t _{CL} : SC clock low time	20		100	ns
t _T : SC clock transition time		Alexandra	5	ns
ts: set-up time, SD valid to SC rise				ns
tн: hold time, SC rise to SD invalid 🦧 🦠				ns
top: SC rise to SD valid	5			ns

Logical and Physical Memory Structure

Mnemosyne defines two regions: a memory region, implemented by an on-device static RAM memory cache backed by standard DRAM memory devices, and a configuration region, implemented by on-device read-only and read/write registers. These regions are accessed by separate interfaces, the Hermes channel used to access the memory region, and the Cerberus serial interface used to access the configuration region. These regions are kept logically separate.

The Mnemosyne logical memory region is an array of 28A words of size W bytes. Each memory access, either a read or write, references all bytes of a single block. All addresses are block addresses, referencing the entire block.

0 1 2	8 W ≥1	MU 0023415
 2 ⁸ A -1		Highly Confidential
	8 W	
Lo	ogical memory organization	n

Mnemosyne's DRAM memory physically consists of one or more banks of multiplexed-address DRAM memory devices. A DRAM bank consists of a set of DRAM devices which have the corresponding address and control signals connected together, providing one word of W bytes of data plus ECC information with each DRAM access.

Mnemosyne's SRAM memory is a write-back (write-in) single-set (direct-mapped) cache for data originally contained in the DRAM memory. All accesses to

Mnemosyne memory space maintain consistency between the contents of the cache and the contents of the DRAM memory.

Mnemosyne's configuration region consists of read-only and read/write registers. The size of a logical block in the configuration memory space is eight bytes: one octlet.

Communications Channels

High-bandwidth

Mnemosyne uses the Hermes high-bandwidth channel and protocols, implementing a slave device.

Mnemosyne operates two Hermes high bandwidth communications channels, one input channel and one output channel.

Mnemosyne uses the Hermes packet structure. Mnemosyne's SRAM memory serves as the Hermes-designated cache, and Mnemosyne DRAM memory corresponds to the Hermes-designated device.

Configuration-region registers provide a low-level mechanism to detect skew in the byte-wide input channel, and to adjust skew in the byte-wide output channel. This mechanism may be employed by software to adaptively adjust for skew in the channels, or set to fixed patterns to account for fixed signal skew as may arise in device-to-device wiring.

Serial

A Cerberus serial bus interface is used to configure the Mnemosyne device, set diagnostic inodes and read diagnostic information, and to enable the use of the part within a high-speed tester.

The serial port uses the Cerberus serial bus interface.

<u> DRAM</u>

The DRAM interface uses TTL levels to communicate with standard, high-capacity dynamic RAM devices. The data path of the interface is $8\mathbf{W} + \mathbf{e}$ bits. The DRAM components used may have a maximum size of 2^{2P} words by k bits, where the minimum value of k is determined by capacitance limits. (Larger values of k, up to $8\mathbf{W} + \mathbf{e}$, meaning fewer components are required to assemble a word of DRAMs, are always acceptable.)

MU 0023416

Error Handling

Mnemosyne performs error handling compliant with Hermes architecture.

Highly Confidential

For the current implementation, the following errors are designed to be detected and known not detected by design:

errors detected	errors not detected
invalid check byte	invalid identification number
invalid command	internal buffer overflow
invalid address	invalid check byte on idle packet
uncorrectable error in SRAM cache	
uncorrectable error in DRAM memory	. .

Detection of an uncorrectable error in either the SRAM cache or the DRAM memory results in the generation of an error response packet and other actions more fully described elsewhere.

Upon receipt of the error response packet, the packet originator must read the status register of the reporting device to determine the precise nature of the error. Mnemosyne devices reporting an invalid packet will suppress the receipt of additional packets until the error is cleared, by clearing the status register. However, such devices may continue to process packets which have already been received, and generate responses. Upon taking appropriate corrective actions and clearing the error, the packet originator should then re-send any unacknowledged commands.

Because of the large difference in clock rate between the high-bandwidth Hermes channel and the Cerberus serial bus interface, it is generally safe to assume that, after detecting an error response packet, an attempt to read the status register via Cerberus will result in reading stable, quiescent error conditions and that the queue of outstanding requests will have drained. After clearing the status register via Cerberus, the packet originator may immediately resume sending requests to the Mnemosym device.

Cerberus Redisters

Mnemosyne's configuration registers comply with the Cerberus and Hermes specifications. Configuration registers are internal read/only and read/write registers which provide an implementation-independent mechanism to query and control the configuration of a Mnemosyne device. By the use of these registers, a user of a Mnemosyne device may tailor the use of the facilities in a general-purpose implementation for maximum performance and utility. Conversely, a supplier of a Mnemosyne device may modify facilities in the device without compromising compatibility with earlier implementations.

Read/only registers supply information about the Mnemosyne implementation in a standard, implementation-independent fashion. A Mnemosyne user may take advantage of this information, either to verify that a compatible implementation of Mnemosyne is installed, or to tailor the use of the part to conform to the characteristics of the implementation. The read/only registers occupy addresses 0..5. An attempt to write these registers may cause a normal or an error response.

Highly Confidential

Read/write registers select the mapping of addresses to SRAM and DRAM banks, control the internal SRAM and DRAM timing generators, and select power and voltage levels for gates and signals. The read/write registers occupy addresses 6..11, 16..19, and 32.

Reserved registers in the range 12..15, 20..31, and 33..63 must appear to be read/only registers with a zero value. An attempt to write these registers may cause a normal or an error response.

Reserved registers in the range 64..2¹⁶-1 may be implemented either as read/only registers with a zero value, or as addresses which cause an error response if reads or writes are attempted.

The format of the registers is described in the table below. The octlet is the Cerberus address of the register; bits indicate the position of the field in a register. The value indicated is the hard-wired value in the register for a read/only register, and is the value to which the register is initialized upon a reset for a read/write register. If a reset does not initialize the field to a value, or if initialization is not required by this specification, at is placed in or appended to the value field. The range is the set of legal values to which a read/write register may be set. The interpretation is a brief description of the meaning or utility of the register field; a more comprehensive description follows this table.

octlet	bits			range	Interpretation
0	6316	architecture code	0x00		dentifies memory device as compliant with MicroUnity
,	. 4		a3	N.V.	Mnemosyne architecture.
			49 ₹ 82		
`			e4		N
	150	architecture revision	0x01 00		Device complies with architecture version 1.0.
2					version 1.0.
octlet	bits	lield name	value	range	interpretation
* //	6316	implementor	0x00	- 1	Identifies Mnemosyne Memory
/%.W	<i>y</i>	code	40		device as implemented by
W			а3		MicroUnity.
			24		
			6d		
•			f3		
	150	implementor	0x01		Implementation version 1.0.
-		1 1	00		

Highly Confidential

Cottlet bits Geld name value range Interpretation Serial number days and responsibility days and respons	octlet	bits	field name	: value	range	interpretation
cotlet bits field name value range interpretation serial number dynamic address in field name value range interpretation serial number dynamic address in field name value range interpretation serial number dynamic address in field name value range interpretation in the pretation in the pretatio	2	63:.16		0x00		Identifies initial manufacturer of
octlet bits field name value range interpretation octlet bits octlet bits field name value range interpretation octlet bits octlet bits field name value range interpretation octlet bits octlet bits field name value range interpretation octlet bits octlet bits field name value range interpretation octlet bits octlet bits field name value range interpretation octlet bits octlet octlet octlet bits octlet bits octlet bits octlet bits octlet octlet octlet bits octlet bits octlet octlet bits octlet octlet octlet octlet octlet octlet bits octlet bits octlet octlet octlet octlet octlet octlet octlet octlet octlet bits octlet oct	•		code			Mnemosyne Memory device
octlet bits field name value range interpretation octlet bits serial number capability. octlet bits field name value range interpretation octlet bits dynamic address interpretation octlet bits field name value range interpretation octlet bits field name value range interpretation octlet bits field name value range interpretation field name value range interpretation A 4 0 15 \$126 Of a Mnemosyne address Jogew 3 0.45 \$26 Of a Mnemosyne word octlet bits field name value range interpretation A 4 0 15 \$126 Of a Mnemosyne word octlet bits field name value range interpretation A 4 0 15 \$126 Of a Mnemosyne word octlet bits field name value range interpretation A 5 0.45 \$26 Of a Mnemosyne address in words for eache-blocks excluding redundant blocks octlet bits P 12 0.15 Number of redundant blocks per division. A zero value signifies 16 redundant blocks octlet bits field name value range interpretation octlet bits field name value range interpretation octlet bits field name value range interpretation					1	implemented by MicroUnity.
octlet bits field name value range interpretation octlet bits serial number capability. octlet bits field name value range interpretation octlet bits dynamic address octlet bits field name value range interpretation A 4 0 15 size of a Minemosyne word octlet bits field name value range interpretation A 4 0 15 size of a Minemosyne word octlet bits field name value range interpretation A 4 0 15 size of a Minemosyne word octlet bits field name value range interpretation A 4 0 15 size of a Minemosyne word octlet bits field name value range interpretation A 4 0 15 size of a Minemosyne word octlet bits field name value range interpretation A 4 0 15 size of a Minemosyne word octlet bits field name value range interpretation octlet bits field name value range interpretation			1		1	
octlet bits field name value range interpretation octlet bits serial number dynamic address octlet bits 6316 octlet bits 6360 A 4 9 15 size of a Micerosyne word serial number address of cache-blocks (according by separation serial serior) octlet bits 6360 A 4 9 15 size of a Micerosyne word serial number capability. octlet bits 6360 A 4 9 15 size of a Micerosyne word serial number capability. octlet bits 6360 Interpretation A 4 9 15 size of a Micerosyne word serial number capability. octlet bits 6360 Interpretation A 4 9 15 size of a Micerosyne word serial number capability. Octlet bits 6360 Interpretation A 4 9 15 size of a Micerosyne word serial number capability. Interpretation A 4 9 15 size of a Micerosyne word serial number capability. Interpretation A 4 9 15 size of a Micerosyne word serial number of address sub-blocks (according sedundant blocks). Interpretation Interpr					1	
octlet bits field name value range interpretation serial number capability. octlet bits 6316 octlet bits 6316 octlet bits 6316 octlet bits 6360 A 4 015 size of a Milemosyne address log_W 3 045 size of a Milemosyne word octlet bits 6360 A 4 015 size of a Milemosyne word octlet bits 6360 A 4 015 size of a Milemosyne word octlet bits 6360 A 4 015 size of a Milemosyne word octlet bits 6360 A 4 015 size of a Milemosyne word octlet bits 6360 A 4 015 size of a Milemosyne word octlet bits 6360 A 4 015 size of a Milemosyne word octlet bits 6360 A 4 015 size of a Milemosyne word octlet bits field name value range interpretation		45.0			<u> </u>	
octlet bits 6316 serial number 0 This device has no serial number capability. dynamic address 0 This device has no serial number capability. octlet bits field name value range interpretation This device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number capability. In it is device has no serial number of address in temperation. In it is device has no serial number of address in temperation. In it is device has no serial number of address in temperation.		150			l	Manufacturing version 1.0,
Serial number This device has no serial number capability.			revision	UÜ		A
Serial number Capability	octlet	bits	field name	value	range	interpretation
octlet bits field name capability. Inis device has no dynamic address octlet bits field name value range interpretation addressing capability. octlet bits field name value range interpretation address octlet bits octlet bits field name value range interpretation address octlet bits octlet bit	3	6316	serial	0		
octlet bits 4 6360 A 4 0.15 size of a Minemosyne address 5956 5548 C 13 025 log2 of cache capacity in words 4740 N 40 025 log2 of cache capacity in words 5 cache-blocks 6 cache sub-blocks 6 cache-blocks 7 cache sub-blocks 8 cachuding redundant blocks) 8 cache-blocks 9 cache sub-blocks			number			capability. 🦠 🦥
octlet bits field name value range interpretation 4 63.60 A 4 9 15 size of a Minemosyne address 59.56 55.48 C 13 0.25 log2 of cache capacity in words 5 2 log2 of cache capacity in words 5 2 3 15 Number of cache sub-blocks (excluding redundant blocks) 39.36 39.36 R 2 3 15 Number of redundant blocks per divisions. 36.32 R 2 1 16 Number of redundant blocks per division. A zero value signifies 16 restriction by which column address pin count may be less than row address pin count. 23.20 E 2 015 log2 of number of banks of DRAM expansion 1916 I 2 015 log2 of maximum interleaving level in DRAM interface. Reserved for definition in later revision of Mnemosyne architecture				0		This device has no dynamic
4 6360 5956 10g2W 3 045 size of a Minemosyne address 5548 C 13 025 log2 of cache capacity in words 549 4740 40 025 log2 of cache sub-blocks (excluding redundant blocks) 3936 D 2 3 15 Number of cache sub-blocks (excluding redundant blocks) 3936 R 2 1 18 Number of redundant blocks per divisions. 3632 R 2 18 Number of redundant blocks per division. A zero value signifies 16 redundant blocks. 3128 P 12 015 Number of row and column address interface pins 2724 K 0 015 Maximum value by which column address pin count may be less than row address pin count. 2320 E 2 015 log2 of number of banks of DRAM expansion 1916 1 2 015 log2 of maximum interleaving level in DRAM interface. O Reserved for definition in later revision of Mnemosyne architecture			address .			addressing capability
4 6360 5956 10g2W 3 045 size of a Minemosyne address 5548 C 13 025 log2 of cache capacity in words 549 4740 40 025 log2 of cache sub-blocks (excluding redundant blocks) 3936 D 2 3 15 Number of cache sub-blocks (excluding redundant blocks) 3936 R 2 1 18 Number of redundant blocks per divisions. 3632 R 2 18 Number of redundant blocks per division. A zero value signifies 16 redundant blocks. 3128 P 12 015 Number of row and column address interface pins 2724 K 0 015 Maximum value by which column address pin count may be less than row address pin count. 2320 E 2 015 log2 of number of banks of DRAM expansion 1916 1 2 015 log2 of maximum interleaving level in DRAM interface. O Reserved for definition in later revision of Mnemosyne architecture	ei		0.1.1		.#/W	. (
59.56 55.48 C	•					
5548 C	4	•				
4740 40		-				
3936 D 2 0.15 Number of divisions of cache-blocks covered by separate sets of redundant blocks. A zero value signifies 6 divisions. 3632 R 2 0.18 Number of redundant blocks per division. A zero value signifies 16 redundant blocks. 3128 P 12 015 Number of row and column address interface pins 2724 K 0 015 Maximum value by which column address pin count may be less than row address pin count. 2320 E 2 015 log2 of number of banks of DRAM expansion 1916 I 2 015 log2 of maximum interleaving level in DRAM interface. 0 Reserved for definition in later revision of Mnemosyne architecture		5548	C	13	0::25 5	log2 of cache capacity in words
3936 D 2 0.15 Number of divisions of cache-blocks covered by separate sets of redundant blocks. A zero value signifies 6 divisions. 3632 R 2 0.15 Number of redundant blocks per division. A zero value signifies 16 redundant blocks. 3128 P 12 015 Number of redundant blocks per division. A zero value signifies 16 redundant blocks. 2724 K 0 015 Number of row and column address interface pins 015 Number of row and column address pin count may be less than row address pin count may be less than row address pin count. 2320 E 2 015 log2 of number of banks of DRAM expansion 1916 I 2 015 log2 of maximum interleaving level in DRAM interface. 0 Reserved for definition in later revision of Mnemosyne architecture		4740	N	40	025	number of cache sub-blocks
3936 P				*******	5,/	(excluding redundant blocks)
covered by separate sets of redundant blocks. A zero value signifies 6 divisions. 3632 R 2 18 Number of redundant blocks per division. A zero value signifies 16 redundant blocks. 3128 P 12 015 Number of row and column address interface pins 015 Maximum value by which column address pin count may be less than row address pin count. 2320 E 2 015 log2 of number of banks of DRAM expansion 1916 I 2 015 log2 of maximum interleaving level in DRAM interface. 0 Reserved for definition in later revision of Mnemosyne architecture	•	3936			0./15	Number of divisions of cache-blocks
3632 R 2		,				covered by separate sets of
3632 R 2 015 Number of redundant blocks per division. A zero value signifies 16 regularizant blocks. 3128 P 12 015 Number of redundant blocks per division. A zero value signifies 16 regularizant blocks. 3128 P 12 015 Number of row and column address interface pins 015 Naximum value by which column address pin count may be less than row address pin count. 2320 E 2 015 log2 of number of banks of DRAM expansion 1916 I 2 015 log2 of maximum interleaving level in DRAM interface. 150 O Reserved for definition in later revision of Mnemosyne architecture				. "	·	redundant blocks. A zero value
division. A zero value signifies 16 restundant blocks. 3128 P 12 015 Number of row and column address interface pins W 0 015 Maximum value by which column address pin count may be less than row address pin count. 2320 E 2 015 log2 of number of banks of DRAM expansion 1916 I 2 015 log2 of maximum interleaving level in DRAM interface. 150 O Reserved for definition in later revision of Mnemosyne architecture				A.	Allina	signifies 16 divisions.
division. A zero value signifies 16 redundant blocks. P 12 615 Number of row and column address interface pins V 2724 K 0 015 Maximum value by which column address pin count may be less than row address pin count. 2320 E 2 015 log2 of number of banks of DRAM expansion 1916 I 2 015 log2 of maximum interleaving level in DRAM interface. 150 O Reserved for definition in later revision of Mnemosyne architecture		3632	R	2" 🕴	0.15	Number of redundant blocks per
P 12 8.15 Number of row and column address interface pins 2724 K 0 015 Maximum value by which column address pin count may be less than row address pin count. 2320 E 2 015 log2 of number of banks of DRAM expansion 1916 I 2 015 log2 of maximum interleaving level in DRAM interface. 0 Reserved for definition in later revision of Mnemosyne architecture						division. A zero value signifies 16
interface pins O15 Maximum value by which column address pin count may be less than row address pin count. 2320 E 2 O15 log2 of number of banks of DRAM expansion 1916 I 2 O15 log2 of maximum interleaving level in DRAM interface. O Reserved for definition in later revision of Mnemosyne architecture octlet bits field name value range interpretation						redundant blocks.
Content of the property of t	á	34, 28	/ P /	12	9.,15	lumber of row and column address
address pin count may be less than row address pin count. 2320 E 2 015 log2 of number of banks of DRAM expansion 1916 1 2 015 log2 of maximum interleaving level in DRAM interface. 150 O Reserved for definition in later revision of Mnemosyne architecture octlet bits field name value range interpretation	<i>,</i> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			2	~ /i	nterface pins
address pin count may be less than row address pin count. 2320 E 2 015 log2 of number of banks of DRAM expansion 1916 1 2 015 log2 of maximum interleaving level in DRAM interface. 150 O Reserved for definition in later revision of Mnemosyne architecture octlet bits field name value range interpretation		2724	K	F (015	Maximum value by which column
2320 E 2 015 log ₂ of number of banks of DRAM expansion 1916 2 015 log ₂ of maximum interleaving level in DRAM interface. 150 O Reserved for definition in later revision of Mnemosyne architecture octlet bits field name value range interpretation		*	*		· k	address pin count may be less than
1916 1916 2 015 log ₂ of maximum interleaving level in DRAM interface. 150 0 Reserved for definition in later revision of Mnemosyne architecture octlet bits field name value range interpretation	M	,				ow address pin count.
1916 2 015 log ₂ of maximum interleaving level in DRAM interface. 150 0 Reserved for definition in later revision of Mnemosyne architecture octlet bits field name value range interpretation		2320	E	2	015	og ₂ of number of banks of DRAM
in DRAM interface. 150 O Reserved for definition in later revision of Mnemosyne architecture octlet bits field name value range interpretation						
in DRAM interface. 150 O Reserved for definition in later revision of Mnemosyne architecture octlet bits field name value range interpretation		1916	1 7	2 k	015	og2 of maximum interleaving level
octlet bits field name value range interpretation		L			ji	n DRAM interface.
octlet bits field name value range interpretation		150	į.)		
raiso rango interpretation		Ĺ			r	evision of Mnemosyne architecture
raiso rango interpretation	ootlet	hita	field wave			
5 63 () M Management	octiet 5	63.0	1.			interpretation
i i i i de la later	J	55.0	ľ	'		
revision of Mnemosyne architecture		L			f	evision of winemosyne architecture

octlet	bits	field name	value	range	interpretation
6	63	reset			set to invoke device's circuit reset
	62	clear	1	01	set to invoke device's logic clear
	61	selftest	0	01	set to invoke device's selftest: bits
					6048 may indicate depth of selftest
	60	tester	0	01	set to invoke tester mode
	59	isolate/	0	01	~tester mode: if set, suppress cache
		synch			misses/writebacks.
					tester mode: synch up
	58	source	0	01	~tester mode: set to 0
					tester mode: source/analyzer
	57	ECC disable	0		disable ECC checking: can be set
					during normal operating mode
	5650	0	0		Reserved for additional mode bits
	4948			***	Module identifier.
	47	PLL bypass	0	0.1	Setting this bit causes the PLL to be
				*	bypassed, the input clock signal is
	40 45			200	used directly.
	4645	PLL range extension	O		Reserved for extensions to the PLL range control field.
	44	PLL range	0		Set to 0 if the PLL is operating at a
	77	FLL range			low frequency; 1 if the PLL is
					operating at a high frequency.
• ,	4340	output slope	0./	0.15	Output stope for DRAM control
	4	control			signals (*)
	3936	output slope	Q	0.45	Output stope for DRAM address
		// address	W 4		signa l s
	3532	output slope	0	0.15	Output slope for DRAM data signals
	4.	data			
	3429	SRAM timing	0	Ø <i>""</i>	Reserved for additional SRAM timing
		extension	.200	******	control bits.
	²⁸ 9	SRAM timing	ย		Set to 1 to extend SRAM timing by
(/%\ ^v	07.04	**			one clock cycle.
`\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	2724	ECC seed extension	0	0	extend ECC seed value when W > 8
	2316		0	0 25	Value to modify ECC code computed
	2010	EUU SEEU	٧		on incoming data. Used to exercise
				Ĭ	ECC detection/correction logic, or to
				·	write arbitrary patterns into memory.
	158	cidle 0	0	025	Value transmitted on idle Hermes
					output channel when output clock
					zero (0).
	70	cidle 1	255	025	Value transmitted on idle Hermes
	I				output channel when output clock
	l				one (1).

octle	t bits	field name	i Žvalu	a rana	'. Wilniamanian
7	63	reset/clear/	7 Valu	01	This bit is not when a react all are
		selftest	1'	١١	
		complete			selftest operation has been completed.
	62	reset/clear/	1	 	
•	02	selftest	1'	01	This bit is set when a reset, clear or
		status	1		selftest operation has been
•	61	The state of the s	-	 	completed successfully.
	ÐΙ	check byte	р	01	This bit is set when a received input
	60	error	-	 -	packet has an incorrect check byte.
	δU	address erro	70	01	This bit is set when a received input
		1	1		request has an address not present
	59	000000000	<u> </u>	<u> </u>	on the device as configured.
	39	command error	0	01	This bit is set when a packet is
		CUOL			received on the Hermes input
	58		0	1	channel with an improper command.
	50	un- correctable	٧ 🛚	M. C	This bit is set when an uncorrectable
•		ECC error		₩*.	error is discovered in memory.
	57	correctable		A 4899	
	O,	ECC error		K.	This bit is set when a correctable
	56	other error	0//		error is discovered in memory.
,	50	Omer Struk		O.A	This bit is set when other errors not
	5553	0	a ************************************	The state of the s	otherwise specified occur.
	5248	200 UN -00 ON	<u> </u>	0/	Reserved
	JE0	strength			This read/only field indicates the drive strength of PMOS devices
					purve strength of PMUS devices
	4741		(D)	0	expressed as a digital binary value.
	40	PLL in range			Reserved
	70 ///	range		K.	This bit indicates that the Hermes
				* * * * * * * * * * * * * * * * * * *	input channel clock and the PLL are
ś	239 3 3 A	0	\		at rates such that the PLL can lock.
		ECC location		6,466,9631	
	<i></i>	flag	SF.	υ r	0 if ECC error was in cache memory,
	28		0	0 7	1 if ECC error was in DRAM memory.
May "	2724	ECC ECC		01	Dirty bit if error was in cache memory
	-764	syndrome	V	V	extend ECC syndrome value when e
	į	extension			> 8
	2316		0	0.00	Volue of
	_010	syndrome	-	U25	Value of syndrome encountered on
		Symmotile	j		previous correctable or
	158	raw 0	_ 		uncorrectable ECC error.
	, 06	#dW U	0	025 5	Value sampled on Hermes input
	70	raw 1		2 25	channel when input clock is zero (0).
	70	raw 1	255	J25	Value sampled on Hermes input
			F)	channel immediately following
	ı		L		sample value in raw 0 register.

octlet	bits	field name	value	range	interpretation
· 8.	63.,32	0	0	E .	Reserved for handling larger address spaces.
	310	ECC addr	0	02^{3}	Address at which an ECC error was
				2-1	detected.
		f. 1 4			
octiet 9	bits	field name		range	
9	6360	log ₂ id	0		Number of DRAM interleaving levels can be computed as id = 2log2id.
	5956	ovnond	0		Number of DRAM banks.
	5552	expand			
		r	υ C		Number of bits in DRAM row address
	5148	С	U		Number of bits in DRAM column
	4740	ŧ1	0		Address set up time relative to RAS
	3932	t2			Address held time after RAS
	3124	t3	$\frac{\tilde{0}}{0}$		Address set up time relative to CAS
	2316	t4	0		CAS pulse width
	158	t5 &	0		age mode cycle time is t3+t4+t5,
					Page mode CAS precharge is t3+t5
	70	t6//\	0 🧥	0.15	RAS precharge is t6+t1
	•			1	
octlet	bits	field name			
10	6356			9/73	CAS to RAS set up for refresh cycle. t7 >=t1 to ensure RAS precharge is
	٠			***	met.
	5548	/ t8 //	Q		Time data bus occupied from end of
•					CAŠ low
	4740	19	0,//	0.15	Time butput data on bus from start of
					t3,~
á	39. 32	/ /* t10 //	0 🐃	915	nterval between two address bus
			3	1000	transitions
- 28 .	_~31 *	80. 86	0	U 1 ≫	If set, generate refresh cycles.
	3024	₩ enable		0 10	Interval between refresh cycles.
1/11	JU24	t11	O	U 12 7	interval between refresh cycles.
	230	0	o	o O	Reserved
			<u>~</u>	<u> </u>	10001400
octlet	bits	field name	value		interpretation
1115	630	. 0	0	0	Reserved

octlet	bits	field name	value	range	interpretation
16 ·	6356		0x42	025	Set global power and voltage swing
	5548	control		þ	ieveis.
	3348	IO control	UXC2	025	Set power and voltage swing levels
	4740	clock diet 1	Ovo2	0 25	in I/O circuits.
	1710	CIOCK GISE 1	UXUZ	023 5	Set power and voltage swing levels in clock distribution circuits.
	3932	clock dist 2	0xc2	025	Set power and voltage swing levels
			·	5	in clock distribution direuits.
•	3126	0		0	Reserved
	2524	digital skew	0	03	Set number of skew delay circuits to
	22 22	cik			insert in output NoC.
	2322	digital skew bit 7	ν	03	Set number of skew delay circuits to
	2120	digital skew	<u></u>		insert in output Ho7. Set number of skew delay circuits to
		bit 6			insect in output Hob.
	1918	digital skew	0		Set number of skew delay circuits to
		bit 5			nsert in output Ho5.
	1716	digital skew	0.// j	3.3	Set number of skew delay circuits to
	15 14	bit 4			nsert in output He4.
	1514	digital skew	٧	J3	Set number of skew delay circuits to
	13).12	digital skew	<u> </u>		hsert in output Ho3. Set number of skew delay circuits to
		bit 2	" / [nsert in output Ho2.
	1110	digital skew	0 🔻		Set number of skew delay circuits to
		/bit 1 /	<u>. </u>		nsert in output Ho1.
	9,.8	digital skew	O"	1.3	Set number of skew delay circuits to
		Bit 0		. W. I	nsert in output Ho0.
		analog skew clk	3 xc2(25	Set power and voltage swing levels
. (- CIK			HoC skew delay circuits.

octlet	bits	field name	value		
17	6356	analog skew bit 7	0xc2	025 5	Set power and voltage swing levels in Ho7 skew delay circuits.
	5548		Oxc2		Set power and voltage swing levels
		bit 6		5 5	in Ho6 skew delay circuits.
	4740	analog skew	0xc2	025	Set power and voltage swing levels
		bit 5			in Ho5 skew delay circuits.
	3932	analog skew bit 4	UXC2		Set power and voltage swing levels in Ho4 skew delay circuits.
	3124		0xc2		Set power and voltage swing levels
		bit 3		5	in Ho3 skew delay circuits.
	2316	analog skew	0xc2	025	Set power and voltage swing levels
	15 0	bit 2	0703		in Ho2 skew delay circuits.
	100	analog skew bit 1	UXUZ	023 5	Set power and voltage swing levels in Hot skew delay circuits.
	70	analog skew	0xc2	0, 25	Set power and voltage swing levels
		bit 0		5,70	in Hou skew delay circuits.
octlet	bits	field name	value	rande	interpretation
18	6356	SRAM pipe	0xc2	025	Set power and voltage swing levels
	55 40	DDAM -X-			in SRAM pipeline circuits.
	5548	DRAM data	UXSZ		Set power and voltage swing levels in DRAM data circuits.
	4740	DRAM	0xo2	0.25	Set power and wollage swing levels
	4	address/		5	in DRAM address circuits.
	3932	PLL in range indicator		0. 25 5	Set power and voltage swing levels in FLL in-range detector circuits.
	3124			0.95	Set power and voltage swing levels
		detector		6	in PLE phase detector circuits.
	23.16	forward	0 x c2	025	Set power and voltage swing levels
.0 (lògic	00000	5 ()	in packet forwarding logic circuits.
	ಾರ್.ರ ″	rorward PLA	ÿXC2	∪∠ ⊗ 5	Set power and voltage swing levels in packet forwarding PLA.
	70	tester logic	0xc2		Set power and voltage swing levels
#			1 }		in tester logic circuits.

					*
octlet		field name 11	value	range	t interpretation
19	6356		Oxc2	2025 5	Set power and voltage swing levels in tester PLA.
	5548	dual port	Oxc2	025	Set power and voltage swing levels
		RAMs		5	in 2-port RAM circuits.
	4740	big PLA	0xc2	025	Set power and voltage swing levels
			<u> </u>	5	in big PLAs.
	3932	small PLA	0xc2	025	Set power and voltage swing levels
	04.04			b	in small PLAs.
	3124	F	0xc2	025	Set power and voltage swing levels
	00 10	interface		b 0-	in pipeline interface circuits.
	2316	otner logic 2	UXC2	025	Set power and voltage swing levels
	158	other terior	0	0 05	in other logic circuits.
	·			b.«	Set power and voltage swing levels in other lagic circuits.
	70	other logic 0	0xc2	0, 25	Set power and voltage swing levels
				5,70	in other logic bircuits.
octlet	bits	field name	value		
2031	630	0	0 .		Reserved.
octlet	bits	field name		range	
32	6356	redundant 0	0	0/.25 5	Enable and address for redundant block 0 (partition 0)
	5548	redundant 1	0 📞	0.25	nable and address for redundant
•				5 🦚	block 1 (partition 0)
	4740	redundant 2	0,	0/25	Enable and address for redundant
	1]	5	block (partition 1)
	3932	redundant 3			Enable and address for redundant
					olock (partition 1)
. (31.0		U	O	reserved for use with additional
					redundant blocks.
octlet	bits	field name	value	range	interpretation
33,.63	630				Reserved for use with additional
~		<u> </u>			redundant blocks.
octlet	bits		value i		interpretation
64 65536	630	0) K		Reserved for use with later revisions
	L	,			of the architecture.
	****	config	gurati	on me	emory space
		_			MU 0023425

Identification Registers

The identification registers in octlets 0..3 comply with the requirements of the Cerberus architecture.

Highly Confidential

Terpsichore System Architecture

MicroUnity's company identifier is: 0000 0000 0000 0010 1100 0101.

MicroUnity's architecture code for Mnemosyne is specified by the following table:

Internal code name	Code number .
Mnemosyne	0x00 40 a3 49 d2 e4

Mnemosyne architecture revisions are specified by the following table:

Internal code name	Code number	
1.0	0x01 00	

MicroUnity's Mnemosyne implementor codes are specified by the following table:

Internal code name	Code number
MicroUnity	0x00 40 a3 24 6d f3

MicroUnity's Mnemosyne, as implemented by MicroUnity, uses implementation codes as specified by the following table

Internal cod	le name	Revision number
1.0		QXQ1'00 00'10XQ
		Z Y
	/.W //\\	

MicroUnity's Mnemosyne, as implemented by MicroUnity, uses manufacturer codes as specified by the following table.

1	Internal	code i	name 🔪	Code ni	mber	
	Rollers	*		Code /ii -0x00 40	a3 92 t	6 79

MicroUnity's Mnemosyne, as implemented by MicroUnity, and manufactured by the Rollers, uses manufacturer revisions as specified by the following table:

Internal code name	Code number
1.0	0x01 00

MU 0023426

Architecture Description Registers

The architecture description registers in octlets 4 and 5 comply with the Cerberus and Hermes specifications and contain a machine-readable version of the architecture parameters: A, W, C, N, D, R, P, K, E, and I described in this document.

Highly Confidential

Control Register

The control register is a 64-bit register with both read and write access. It is altered only by Cerberus accesses; Mnemosyne does not alter the values written to this register.

The reset bit of the control register complies with the Cerberus specification and provides the ability to reset an individual Mnemosyne device in a system. Setting this bit is equivalent to a power-on reset or a broadcast Cerberus reset (low level on SD for 33 cycles) and resets configuration registers to their power-on values, which is an operating state that consumes minimal current. At the completion of the reset operation, the reset/clear/selftest complete bit of the status register is set, and the reset/clear/selftest status bit of the status register is set.

The clear bit of the control register complies with the Cerberus specification and provides the ability to clear the logic of an individual Mnemosyne device in a system. Setting this bit causes all internal high bandwidth logic to be reset, as is required after reconfiguring power and swing levels. At the completion of the reset operation, the reset/clear/selftest complete bit of the status register is set, and the reset/clear/selftest status bit of the status register is set.

The selftest bit of the control register complies with the Cerberus specification and provides the ability to invoke a selftest on an individual Mnemosyne device in a system. However, Mnemosyne does not define a selftest mechanism at this time, so setting this bit will immediately set the reset/clear/selftest complete bit and the reset/clear/selftest status bit of the status register.

The tester bit of the control register provides the ability to use a Mnemosyne part as a component of a high-bandwidth test system for a Mnemosyne or other part using the high-bandwidth Hermes channel. In normal operation this bit must be cleared. When the tester bit is set, Mnemosyne is configured as either a signal source or signal analyzer depending on the setting of the source bit of the control register. Four Mnemosyne parts are cascaded to perform the signal source or signal analyzer function. When the isolate/synch bit is set, a synchronization pattern is transmitted on the Hermes output channel and received on the Hermes input channel to synchronize the cascade of four Mnemosynes; the isolate/synch bits must be turned off starting at the end of the cascade to properly terminate the synchronization operation.

When not in tester mode, the isolate/synch bit of the control register is used to initialize the SRAM cache and perform functional testing of the SRAM cache. This bit must be cleared in normal operation. Setting this bit and setting the ECC disable bit of the control register suppresses cache misses and dirty cache line writebacks, so that the contents of the SRAM cache can be tested as if it were simple SRAM memory. A read-allocate command returns the octlet data from the SRAM cache entry that would be used to cache the requested location. the data is unconditionally returned, regardless of the contents of the tag, dirty and ECC fields of the SRAM cache entry. A read-noallocate command returns an octlet in the following format:

Highly Confidential

63 62 61 60	48	478	7 0
do	tag	undefined	ECC
1 2	13	40	8

A write-allocate command writes the octlet data, along with the dirty bit set, the tag corresponding to the requested location, and valid ECC data into the SRAM cache entry that would be used to cache the requested location. A write-noallocate command writes the octlet data, along with the dirty bit cleared, the tag corresponding to the requested location, and ECC data as if the dirty bit was set, into the SRAM cache entry that would be used to cache the requested location. The ECC seed field of the control register can be set to alter the ECC data that would otherwise be written to the SRAM cache entry to write completely arbitrary patterns, or to write patterns in which the dirty bit is cleared and the ECC data is value.

The ECC disable bit of the control register causes Mnemosyne to ignore ECC errors in the SRAM cache and in the DRAM memory. This bit may be set during normal operation of Mnemosyne.

The module id field of the control register sets the module address for Mnemosyne. The module address defines which one of four module addresses Mnemosyne will select to answer to read and write requests:

Setting the PLL bypass bit of the control register causes the internal clocking of the high-bandwidth logic to operate off the input clock directly. This bit is cleared during normal operation.

The PLL range field of the control register is used to select an operating range for the internal PLL. A three-bit field is reserved for this function, of which one bit is currently defined; if the PLL range is set to zero, the PLL will operate at a low frequency (below 0.xxx GHz), if the PLL range is set to one, the PLL will operate at a high frequency (above 0.xxx GHz).

The output slope fields of the control register set the slew rate for the TTL outputs used for DRAM control, address and data signals, as detailed in a following section.

Mnemosyne uses a sufficiently high-frequency clock that internal SRAM timing can be controlled by synchronous logic, rather than asynchronous or self-timed logic. Internal SRAM timing may be controlled by loading values into configuration registers. The current specification reserves four bits for control of SRAM timing; one is currently used.

The SRAM timing bit is normally cleared, providing internal SRAM cycle time of 4 clock cycles. Setting the SRAM timing bit extends the cycle time to 5 clock cycles.

The ECC seed field of the control register provides a mechanism to cause ECC errors and thus test the ECC circuits. The field reserves 12 bits for this purpose, 8 bits are used in the current implementation. The field must be set to zero for

Highly Confidential

normal operation. The value of the field is xor'ed against the ECC value normally computed for write operation.

The cidle 0 and cidle 1 fields of the control register provide a mechanism to repeatedly sent simple patterns on the Hermes output channel for purposes of testing and skew adjustment. For normal operation, the cidle 0 field must be set to zero (0), and the cidle 1 field must be set to all ones (255).

Status Register

MU 0023429

The status register is a 64-bit register with both read and write access, though the only legal value which may be written is a zero, to clear the register. The result of writing a non-zero value is not specified.

The reset/clear/selftest complete bit of the status register complies with the Cerberus specification and is set upon the completion of a reset, clear or selftest operation as described above.

The reset/clear/selftest status bit of the status register complies with the Cerberus specification and is set upon the successful completion of a reset, clear or selftest operation as described above.

The check byte error bit of the status register is set when a received input packet has an incorrect check byte. The packet is otherwise ignored or forwarded to the Hermes output channel, and an error response packet is generated.

The address error bit of the status register is set when a received input request packet has an address which is not present on the device as currently configured. An error response packet is generated.

The command error bit of the status register is set when a packet is received on the Hermes input changel with an improper command, such as a read, write or error response packet.

The incorrectable ECC error bit of the status register is set on the first occurrence of an uncorrectable ECC error in either the SRAM cache or the IRAM memory. The ECC location flag is set or cleared, indicating whether the error was in the cache memory (cleared, 0) or the DRAM memory (set, 1). The ECC syndrome field of the status register is loaded with the syndrome of the data for which the error was detected. The ECC addr register is loaded with the address of the data at which the error was detected. An error response packet is generated. Once one uncorrectable ECC error is detected, no further correctable or uncorrectable ECC errors are reported in the status register until this error is cleared by writing a zero value into the status register.

The correctable ECC error bit of the status register is set on the first occurrence of a correctable ECC error in either the SRAM cache or the DRAM memory, provided an uncorrectable ECC error has not already been reported. The ECC location flag is set or cleared, indicating whether the error was in the cache memory (cleared, 0) or the DRAM memory (set, 1). The dirty flag indicates, for an

For evaluation only

217 microunity confidential

error in the cache memory, the value of the dirty bit. The ECC syndrome field of the status register is loaded with the syndrome of the data for which the error was detected. The ECC addr register is loaded with the address of the data at which the error was detected. Once one uncorrectable ECC error is detected, no further correctable ECC errors are reported in the status register until this error is cleared by writing a zero value into the status register. The occurrence of this error will cause a response packet to be generated with a "stomped" check byte pattern, but is not explicitly reported with an error response packet.

The other error bit of the status register is set when errors not otherwise specified occur. There are no errors of this class reported by the current implementation.

The PMOS drive strength field of the status register is a read/only field that indicates the drive strength, or conductance gain; of PMOS devices on the Mnemosyne chip, expressed as a digital binary value. This field is used to calibrate the power and voltage level configuration; given variations in process characteristics of individual devices. The interpretation of the field is given by the table:

value	PMOS drive strength
0	Reserved
1	0.1*nominal
2	0.2*nominal
3	0.37 nominal
4	0.4*aeminal
5 🐟	Q.5*noreinal « » » »
6	0.6*nominal/ 🔪 🦠 🚜
7	0.7*nominal
8	0.8*nominal
9,,,,	0.9*nominal /
10	nominal * * * * * * * * * * * * * * * * * * *
/**1 %	1. Thominal
12 /	1.2 nominal
🧷 » 13 🦠	1.3*nominal
14	1.4*nominal
15	1.5*nominal

The PLL in range bit of the status register indicates that the Hermes input channel clock and the PLL oscillator are running at sufficiently similar rates such that the PLL can lock. This bit is used to verify or calibrate the settings of the PLL range field of the control register.

The ECC location flag bit of the status register, described above, indicates the location of an uncorrectable ECC error of a correctable ECC error. If the bit is set, the error was located in the DRAM memory, if the bit is clear, the error was located in the SRAM cache memory.

The dirty flag bit of the status register, described above, exhibits the dirty bit read from cache memory that results in an uncorrectable ECC error or correctable ECC error. The value is undefined if the currently reported ECC error was read from DRAM memory.

175- 176

The ECC syndrome field of the status register, described above, exhibits the syndrome of an uncorrectable ECC error or correctable ECC error. A 12-bit field is reserved for this purpose; the current implementation uses eight bits of the field. The values in this field are implementation-dependent.

ECC syndrome values representing single-bit errors for MeroUnity's first implementation are detailed by the following table. Entries of are not covered by the ECC code; syndrome values not shown in this table are uncorrectable errors involving two or more bits.

			%	<u> </u>		- Allifer of	₩	
syndrome for x =	7	6	5***	4	3	2	#1	0
$syndrome_{x+0}$	128	64	38	16	8 8	4	2	1
data _{x+0}	127	124	1,22	/121°	118	117	115	112
data _{x+8}	158	157	155	(152	/15J	148	146	145
data _{x+16}	174	\173 *	190	≱168 ≪	167	164	162	161
data _{x+24}	197	188	186	185	182	181	179	176
data _{x+32}	206	~2 9 5	~203 <	200	199	196	194	193
data _{x+40}	223	220	218	217	214	213	211	208
data _{x+48}	239	\$236	<i>2</i> 34	233	230	229	227	224
data _{x+56}	254	253 %	25 /	248	247	244.	242	241
addr _{x+0}		•	₩ * 4	*	* *		*	*
addr _{x+8}	~62 _{*/}	61	59₩	*	* *	<i>#</i>	*	*
addr _{x+16} .	94	%93	<i>#</i> 91	88	* 87,	84	82	81
addr _{x+24}					M		98	97
dirty bit					,	•		100

The raw 0 and raw 1 fields of the status register contain the values obtained from two adjacent samples of the Hermes input channel. The raw 0 field contains a value obtained when the input clock was zero (0), and the raw 1 field contains the value obtained on the immediately following sample, when the input clock was (1). Minemosyne must ensure that reading the status register produces two adjacent samples, regardless of the timing of the status register read operation on Cerberus. These fields are read for purposes of testing and control of skew in the Hermes channel.

ECC Address Register

MU 0023431

The ECC addr register indicates the address at which an uncorrectable ECC error or correctable ECC error has occurred. Bits 63..2P+E of the ECC addressister are reserved; they read as 0. If the ECC location flag bit of the status register is zero, the ECC addressister contains the cache address in bits C-1..0, and the uncorrected cache tag in bits 2P+E-1..C.

DRAM Address Mapping

Mnemosyne may interleave up to 2^I DRAM accesses in order to provide for continuous access of the DRAM memory system at the maximum bandwidth of the DRAM data pins. At any point in time, while some memory devices are engaged in row precharge, others may be driving or receiving data, and others may be receiving row or column addresses. In order to maximize the utility of this interleaving, the logical memory address bits which select the DRAM bank are the least-significant bits.

A logical memory address determines which bank of DRAM is accessed, the row and column of such an access, and which interleave set is accessed. The diagram below shows the ordering of such fields in a general DRAM configuration; the bit addresses and field sizes shown are for a four-byte logical memory address and a two-way interleaved configuration of 1M word DRAM devices.




An access request which is decoded to contain the same values in the select, row, and int fields as a currently active request is queued until the completion of the active request, at which time the second request may be handled using a page mode access. This mechanism helps to maintain high bandwidth access even when the requests may not be perfectly interleaved, and provides for lower latency access in the event that the address stream is sufficiently local to take advantage of page mode access.


Mnemosyne devices may be ascaded for additional capacity, using the ma field in the packet formats. The memory controller must make the mapping between a contiguous address space and each of the separate address spaces made available within each Mnemosyne device. For maximum performance, the memory controller should also interleave such address spaces so that references to adjacent addresses are handled by different devices.

DRAM Timing Control


An internal state machine uses configurable settings to generate event timing, to accommodate DRAM performance variations. The timing of DRAM read cycles to a single DRAM bank is shown below:




The timing of DRAM write cycles to a single DRAM bank is shown below:



The timing of a read cycle followed by a write cycle to a single DRAM bank is shown below:



The timing of a refresh cycle to a single DRAM bank is shown below:



The time intervals shown in the figures above control the following events:

interval	units	meaning
ti	4	Row address set up time relative to RAS.
t2	4	Row address hold time after RAS.
t3	4	Column address set up time relative to CAS.
t4	4	CAS pulse width. The data bus is sampled for a read cycle at the end of t4.
t5	4	Page mode cycle time is t3+t4+t5. Page mode CAS precharge is t3+t5.
t6	4	RAS precharge is t6+t1.
t7	4	CAS to RAS set up for refresh cycle 17 >= t1 to ensure RAS precharge is met.
18	4	Time data bus assumed to be occupied (by DRAM) after end of CAS low (end of t4) during read cycle. During t8, Mnemosyne will not drive CAS low for a read from another DRAM bank, or start a write cycle to another DRAM bank.
t9	4	Time data bus driven (by Mnemosyne) from column address drive (start of t3) during write cycle. During t9, Mnemosyne will not drive CAS low for a read from another DRAM bank, or start a write cycle to another DRAM bank.
t10	4	Interval between two address bus transitions. During t10, Mnemosyrie will not change the address bus of another DRAM bank. This limits the noise generated by slewing the TTL address bus signals.
t11	1024	Interval between refresh cycles.


Additional DRAM operations may be requested before the corresponding DRAM bank is available, and are placed in a queue until they can be processed. Mnemosyne will queue DRAM writes with lower priority than DRAM reads, unless an attempt is made to read an address that is queued for a write operation. In such a case DRAM writes are processed until the matching address is written. Mnemosyne may make an implementation-dependent pessimistic guess that such a conflict occurs, using a subset of the DRAM address to detect conflicts. The number of DRAM writes which are queued is implementation-dependent.

Mnemosyne uses one address bus for each interleave because dynamic power and noise is reduced by dividing the capacitance load of the DRAM address pins into four parts and only driving one-fourth of the load at a time. A timer (t10) prevents two address transitions from occurring too close together, to prevent power and noise on each address bus from having an additive effect. In addition, the loading of the already divided RAS, CAS, and WE signals is closer to the loading on the A signal when the address bus is also divided, reducing effects of capacitance loading on signal skew.

Power, Swing, Skew and Slew Calibration

Mnemosyne uses a set of configuration registers to control the power and voltage levels used for internal high-bandwidth logic and SRAM memory, to control skew in the output byte-channel, and to control slew rates in the TTL output circuits of the DRAM interface. The details of programming these registers are described below.

Eight-bit fields separately control the power and voltage levels used in a portion of the Mnemosyne circuitry. Each such field contains configuration data in the following format:



The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation
OV	0.1	For global setting control if set,
		turns off current sources in order to
		protect logic from damage during
	, % .)	changes to voltage and resistor
		settings. This pit must be set prior to
		changing settings and cleared
/ / / / / / / / / / / / / / / / / / /		afterwards. For local setting control,
/**///`		If set override these local settings
40, 7		by the global settings.
	10. ./	Set voltage swing level.
" res	015,- 🤻	Sel resistor oad value.

Power and swing control field interpretation

Values and interpretations of the lvl field are given by the following table:

value	voltage swing level
0	
1	
2	
3	
4	
5	
6	
7	

Voltage swing level control field interpretation

Highly Confidential

Values and interpretations of the res field are given by the following table: . ..

value	resistor load value
. 0	Reserved
1	
2	
3	·
4	
5 .	
6	
. 7	
8 ·	
9	
10	
11	
12	
13	
14	
15	

load value control field interpretation

When Mnemosyne is reset, a default value of v is leaded into each ov field, xxx in each cur field and xxx in each res field.

The digital skew fields set the number of delay stages inserted in the output path of the HoC and the Ho7..0 high-bandwidth output channel signals. Setting these fields, as well as the corresponding analog skew fields, permits a fine level of control over the relative skew between output channel signals. Nominal values for the output delay for various values of the digital skew and analog skew fields are given below:

digital	analog	delay (ps)
skew	skew	
0	any	0
1	A ⁴⁵	135 🍇
-	В	155//
	С	175
	D	,√195®
	,**B	215
2	, A * «	220
	⊗ B . ⊗	260
		[∞] .∞300.″
		340
	///\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	380
		390
	∌	390
	***	⋄ № 4 5.0
		\$10
	(<u>)</u>	3 \$ 570 € 6
<i>2</i> 2 2 2 2	<i>"</i>	

When Mnemosyne is reset a default value of 0 is loaded into the digital skew fields, setting a minimum output delay for the HoC and Ho7..0 signals.

⁴⁵We need to get the right values for the analog skew setting to get these nominal values.


The output slope fields of the control register set the slew rate for the TTL outputs used for DRAM control, address and data signals, according to the following table:

	·					
setting	slew rate	(V/ns) for	slew rate	slew rate (V/ns) for		
l	control, add	lress signals	data signals			
	rising	falling	rising			
	Hallig	raining	nsing	falling		
0						
1			,			
2				. "		
3						
4				100		
5						
6		á		· //		
7						
8		A PART OF THE PART				
9						
10						
11	*	100		&		
12			. () , , ,	*		
13		AND MARKET				
14				>		
15						

SRAM Redundance Maphina

Mnemosyne uses a configurable set of redundant physical memory blocks to enhance the manufacturability of the cache memory. A systematic method for determining the proper configuration is described below.


To help clarify the following description, the figure below shows the logical arrangement of the physical memory blocks in the SRAM cache of MicroUnity's first Mnemosyne implementation. There are 40 physical memory blocks, each containing 2048 x 9 bits of data. The 40 blocks are divided into 4 banks of 10 blocks each. The 40 blocks are also divided into 2 partitions of 20 blocks each, and for each partition, there are two redundant memory blocks which can be configured to substitute for any of the 20 blocks in that partition. The 40 blocks are also divided up into 5 ranks, containing 8 blocks each, where each rank contains a distinct portion of a cache line. A cache line contains eight bytes of data, a 13-bit tag, a dirty bit, four unused bits, and an 8-bit ECC field.



Each redundant x field, where x is in the range 0...D*R-1, controls the enabling and mapping address for a single redundant block. Starting at Cerberus address 32 and bits 63..56, each successive byte controls a redundant block, covering each redundant blocks in partition 0, and then in successive bytes, blocks for additional partitions. In other words, the redundant x field is located at Cerberus address $32+\frac{x}{8}$, bits 63-(x mod 8)..56-(x mod 8), and specifies the redundant mapping for block (x mod R), of redundant partition $\frac{x}{R}$. The format of each redundant x field

Highly Confidential

is detailed in the following figure, with bit field sizes shown for MicroUnity's first implementation:



The range of valid values and the interpretation of the fields is given by the following table:

field	bits	value	interpretation /
en	1	01	If set, use this redundant block to replace a physical memory block.
0	7+Jlog ₂ (D)	0	Pad control field to a byte
ra	-Jlog ₂ (D)	0 <u>n</u>	Replace physical memory block at rank ra with the redundant block.
ba	$\log_2(\frac{N}{n})$	O. N	Replace physical memory block at bank ba with the redundant block.

Current and voltage control field interpretation

Redundancy is configured by first testing the SRAM eache with the isolate/synch bit if the control register set and all redundant x fields set to zero, and then again with each redundant x field set to 128+(x mod R). The result of the testing should indicate the location of all failures in the primary physical memory blocks and the redundant blocks. Then, each of the failed primary blocks is replaced with a working redundant block by setting the redundant x fields as required.

In order to map the address and bit identities of failures to physical block failures, the internal arrangement of bits and fields into blocks must be elaborated. First, a Mnemosyne memory address is divided into four parts according to the following figure, with bit field sizes shown for MicroUnity's first implementation:

//\\ <u>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</u>	170/2	6 25	-	13 12		1 2
	0		tag		ca	ba
***	6		13		11	2
		Mr	nemosyne cad	che address la	ayout	

The interpretation of the fields is given by the following table:

field	bits	interpretation
0	8 A -2 P -E	Must be zero
tag	t	These bits are stored into the cache on a write operation and compared against bits read from the cache on a read operation.
ca	$C-\log_2(\frac{N}{n})$	These bits are applied to the physical memory block to select a single SRAM cache word.
ba	$log_2(\frac{N}{n})$	These bits are used to select one of N n banks of physical memory blocks.

Mnemosyne cache address field interpretation

For each cache address and cache bank, a line of information, containing a cache tag, the cache data, and a dirty bit is stored. The internal arrangement of these fields is as shown in the following tigure, with bit field sizes shown for MicroUnity's first implementation:

90 83 82		18	17 16 13	12 0
ECC	data //	/% V/V	d u	tag
8	 64	**	1 4	13
·	bsyne čache lin Jaity's first imp	e layout lementation		


The interpretation of the fields is given by the following table:

field	bits 🔪 🥒	interpretation.
ECC	e	ECC bits used to correct single bit errors and detect multiple-bit errors.
data	8 W	Data bits contain the visible cache data, as it appears in the packets.
d	1	Dirty bit: indicates that the cache line needs to be written to DRAM memory on a miss.
u	S*n-e-8W-1-t	Unused bits pad cache line to even number of physical memory blocks.
tag	t	Tag bits identify a Mnemosyne logical address for this cache line.


Mnemosyne cache line field interpretation

From the tables above, for each failure identified in the cache SRAM, a physical memory bank number, ba, can be identified from the Mnemosyne address, and a bit position, bi, can be identified from the Mnemosyne cache line layout. The bit position specifies a physical memory partition number, pa, according to the following formula:


$$\mathbf{pa} = \underbrace{]\frac{bi \bmod s * \mathbf{D}}{s}}$$



The bit position also identifies a physical memory block rank, ra, according to the following formula:




So, to correct a failure in the cache SRAM, one of the working redundant blocks in the partition pa must be configured by setting a redundant x field, where x is in the range pa*D+D-1..pa*D, to the value:



Multiple Memory Chips

Up to four Mnemosyne memory devices may be cascaded to form effectively larger memories. The cascade of memory devices will have the same bandwidth as a single memory chip, but more latency.



Packets are explicitly addressed to a particular Mnemosyne device; any packet received on a device's input channel which specifies another module address is automatically passed on via its output channel. This mechanism provides for the serial interconnection of Mnemosyne devices into strings, which function identically to a single Mnemosyne, except that a Mnemosyne string has larger memory capacity and longer response latency.

All devices in a cascade must have the same values for A and W parameters, in order that each part may properly interpret packet boundaries.

Response Packet Timing

MU 0023444

In general, a received packet which is interpreted as a command causes a response packet to be generated. The latency between the end of the request packet and the beginning of the response packet is affected by the processing and forwarding of other packets, by the presence or assence of the requested word in the cache, by the setting of the SRAM and DRAM training generators, by the presence of queued DRAM write and requests, as well as other non-configurable and implementation-dependent device parameters.

With full knowledge of the cache state configurable parameters and implementation-dependent characteristics, a memory controller may completely model the latency of responses. However, dependence on such characteristics is not recommended, except for testing and characterization purposes.

SRAM accesses, DRAM accesses, and forwarded packets typically have differing latency before a response or forwarded packet is generated at the Hermes output channel, so that certain combinations would imply that two output packets would need to overlap. In such a case, Mnemosyne will buffer the later output packet until such time as it can be transmitted. However, the number of requests that can be buffered is strictly limited to eight (the number of identification numbers) per Mnemosyne device. It is the responsibility of the issuer of command packets to ensure the number of outstanding packets never exceeds the limits of the buffer. Mnemosyne may use non-fair scheduling for forwarded packets to avoid buffer overflow conditions.

The use of DRAM page mode accesses and interleaving requires knowledge of the relationship between a pair of transactions. Therefore, additional DRAM requests per interleave level may be transmitted before the time at which the DRAM controller may perform the request. These additional requests are queued and the

corresponding response packet is generated at a time controlled by the DRAM timing generator. DRAM interleaves are serviced in an implementation-dependent fashion to ensure starvation-free scheduling.

MU 0023445

Highly Confidential

Calliope Interface Architecture

Portions of this section has been temporarily removed to a separate document: "Calliope Interface Architecture," though it is still a mandatory area of the Terpsichore System Architecture.

MicroUnity's Calliope interface architecture is designed for ultra-high bandwidth systems. The architecture integrates fast communication channels with SRAM buffer memory and interfaces to standard analog channels.

The Calliope interfaces include byte-wide input and output channels intended to operate at rates of at least 1 GHz. These channels provide a packet communication link to synchronous SRAM memory on chip and a controller for interfaces to analog channels. Calliope provides analog interfaces for MicroUnity's Terpsichore system architecture. However, Calliope is useful in many interface applications.

Calliope's interface protocol embeds read and write operations to a single memory space into packets containing command, address, data, and acknowledgement. The packets include check codes that will detect single-bit transmission errors and multiple-bit errors with high probability. As many as eight operations in each device may be in progress at a time. As many as four Calliope devices may be cascaded to expand the buffer and analog interfaces.

Architecture Framework

The Calliope architecture builds upon MicroUnity's Hermes high-bandwidth channel architecture and upon MicroUnity's Cerberus serial bus architecture, and complies with the requirements of Hermes and Cerberus. Calliope uses parameters A and W as defined by Hermes.

The Calliope architecture defines a compatible framework for a family of implementations with a range of capabilities. The following implementation-defined parameters are used in the rest of the document in boldface. The value indicated is for MicroUnity's first Calliope implementation.

£ .

Param	Unterpretation		<u>, </u>
•	Interpretation	Value	Range of legal values
eter			
C	log ₂ logical memory words in	11	C ≥ 1
	SRAM buffer		
AI	number of AI audio inputs	1	Al ≤3
AO	number of AO audio outputs	1	AO ≤3
PO,	number of PO phone outputs and	1	PQ
PI	PI phone inputs		
VI	number of VI video inputs	1,	W1 2 3 3
VO	number of VO video outputs	4	VO ≤3.
IR, II	number of IR infrared outputs	1 T	IR
	and II infrared inputs		
so,	number of SO smartcard outputs	/ W 1.00	SO = SI, SO ≤ 3
SI	and SI smartcard inputs	> <u></u> %	
EQ,	number of EQ equalizers and Ci	2	EQ = CI, EQ ≤ 3
CI	cable inputs 🧸 🥈 🦼 🥻 🦼		
CO	number of GO cable outputs	2	CO \$ 3
QPSK	number of QPSK cable inputs		QPSK≤3

Interfaces and Block Diagram

Calliope uses two Hermes unidirectional, byte-wide, differential, packet-oriented data channels for its main, high-bandwidth interface between a memory control unit and Calliope's memory. This interface is designed to be cascadeable, with the output of a Calliope chip connected to the mput of another, to expand the interface resources that can be reached via a single set of data channels. An external memory control unit is in complete control of the selection and timing of operations within Calliope and in complete control of the timing and content of miormation on the high-bandwidth interfaces.

A Cerberus bit-serial interface provides access to configuration, diagnostic and tester information, using TTL signal levels at a moderate data rate.


Nearly all Calliope circuits use a single power supply voltage, nominally at 3.3 Volts (5% tolerance). A second voltage of 5.0 Volts (5% tolerance) is used only for TTL interface circuits. Power dissipation is TBD. Initial packaging is TAB (Tape Automated Bonding).

Pin assignments are to be defined: there are 174 signal pins and 466 pins for 3.3V power, 5.0V power and substrate, for a total of 640 pins.

MU 0023447

count	pin	meaning
18	HiC, Hi ₇₀	hi-bandwidth input
18	HoC, Ho ₇₀	hi-bandwidth output
	00.00.00	O de la como indende a
6	SC, SD, SN ₃₀	Cerberus interface
174		total signal pins
?	VDD	3.3 V above VSS
?	VCC ⁴⁶	5.0 V above VS
?	VSS	most negative supply
640		total pin s

The following is a diagram of the Callispe device interfaces: (Numerical values are shown for MicroUnity's first implementation.)



⁴⁶Internal circuit documentation names this signal VDDO.

ł		1
	·	
_		

Recommended operating conditions	MIN	NOM	MAX	UNIT	REF
V _T : Termination equivalent voltage		5.0			
Main supply voltage VDD	3.14	3.3			vss
TTL supply voltage VCC		5.0%			VSS
Operating free-air temperature	0			С	


Electrical characteristics	MIN	TYP	MAX	UNIT	REF
Voh: H-state output voltage HoC, Ho70				٧	VDD
Vol: L-state output voltage HoC, Ho70				V	VDD
VIH: H-state input voltage HiC, Hi70			ŕ	V	VDD
VIL: L-state input voltage HiC, Hi70				٧	VDD
I _{OH} : H-state output current HoC, Ho ₇₀				mΑ	
I _{OL} : L-state output current HoC, Ho ₇₀				mΑ	
IIH: H-state input current HiC, Hi70			ATI.	mΑ	
IIL: L-state input current HiC, Hi70				mΑ	
C _{IN} : Input capacitance HiC, Hi ₇₀			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	рF	
C _{OUT} : Output capacitance HoC, Ho ₇₀		_,^	100	рF	
VOH: H-state output voltage A ₁₁₀₃₀ ;	2.4	Mulle .	[™] 5.5	¥	VSS
PAS ₃₀ , CAS ₃₀ , WE ₃₀ , DQ ₇₁₀ V _{OL} : L-state output voltage A ₁₁₀₃₀ RAS ₂₀ , CAS ₂₀ , WE ₃₀ , DQ ₇₁₀	0		0.4	¥	¥SS
RAS ₂₋₀ , CAS ₃₋₀ , WE ₃₋₀ , DQ ₇₁₋₀					
RAS ₃₀ , CAS ₃₀ , WE ₃₀ , DQ ₇₁₀	0.		0.4	٧	VSS
V _{IH} : H-state input voltage DQ70.0	2.4		\$ 5.5	¥	VSS
VIL: L-state input voltage DOM:0	-0.5		0.8	¥	VSS
VIH: H-state input voltage SD	2.0		5 .5	V	VSS
V _{IH} : H-state input voltage SC, SN _{3.0}	2.0		5.5	٧	VSS
VIL: L-state input voltage SC SD, SN3 0	-0.5		0.8	٧	VSS
IOH: H state output ourrent Art. ea. o	**/			μA	
RAS _{3.0} , CAS _{3.0} , WE _{3.0} , DQ _{71.0}					
IOL: L-state output ourrent A110307			16	mΑ	
RAS3.0, CAS3.0, WE3.0, DQ74.0	» , "I				
Iou: L-state output current SD	1		16	mA	- 4
Ioz: Off-state output current SD	±10°		10	μΑ	
loz: Off.state output current DQz10	10		10	μA	
I _{IH} : H-state input current SC, SN ₃₀	-10		10	μÀ	,
III Lestate input current SC, SN30	-10		10	μΑ	
CN. Input capacitance SC, SN ₃₀			4.0	ρF	
COUT: Output or input-output			4.0	pF	
capacitance, SD, A11030; RAS30;			,	,	
CAS ₃₀ , WE ₃₀ , DQ ₇₁₀					

MIN	TYP	MAX	UNIT
1544			ps
600			ps
600			ps
		100	ps
200		100	ps
-200		-100	ps
-50		5 <u>Q</u>	ps
50	***************************************		ns.
20	, n		ทธ
20	14/16		ns
		5	ns
. /			ns
			ns
5			ns
	1544 600 600 200 -200 -50 50	1544 600 600 200 -200 -50 50	1544 600 100 100 100 100 -200 -100 50 50 20 20 20 20 75 75 75 75 75 75 75 75 75 75 75 75 75

Logical and Physical Memory Structure

Calliope defines two regions a memory region, implemented by an on-device static RAM memory along with high bandwidth control registers and a configuration region, implemented by on-device read-only and read/write registers. These regions are accessed by separate interfaces, the Hermes channel used to access the memory region, and the Cerberus serial interface used to access the configuration region. These regions are kept logically separate.

The Calliope logical memory region is an array of 28A words of size W bytes. Each memory access, either a read or write references all bytes of a single block. All addresses are block addresses, referencing the entire block.



Calliope's SRAM memory is a buffer for data which flows to or from interface devices.

Calliope's configuration region consists of read-only and read/write registers. The size of a logical block in the configuration memory space is eight bytes: one octlet.

Highly Confidential

Communications Channels

High-bandwidth

Calliope uses the Hermes high-bandwidth channel and protocols, implementing a slave device.

Calliope operates two Hermes high-bandwidth communications channels, one input channel and one output channel.

Calliope uses the Hermes packet structure. There is no structure corresponding to the Hermes-designated cache, so the no-allocate attribute of read and write operations has no effect..

Configuration-region registers provide a low-level mechanism to detect skew in the byte-wide input channel, and to adjust skew in the byte-wide output channel. This mechanism may be employed by software to adaptively adjust for skew in the channels, or set to fixed patterns to account for fixed signal skew as may arise in device-to-device wiring.

Serial

A Cerberus serial bus interface is used to configure the Calliope device, set diagnostic modes and read diagnostic information, and to enable the use of the part within a high-speed tester.

The serial port uses the Cerberus serial bus interface.

Error Handling

Calliope performs error handling compliant with Hermes architecture.

For the current implementation, the following errors are designed to be detected and known not detected by design:

errors detected	errors not detected
invalid check byte	invalid identification number
invalid command	internal buffer overflow
invalid address	invalid check byte on idle packet
	uncorrectable error in SRAM buffer

Upon receipt of the error response packet, the packet originator must read the status register of the reporting device to determine the precise nature of the error. Calliope devices reporting an invalid packet will suppress the receipt of additional packets until the error is cleared, by clearing the status register. However, such devices may continue to process packets which have already been received, and

generate responses. Upon taking appropriate corrective actions and clearing the error, the packet originator should then re-send any unacknowledged commands.

Because of the large difference in clock rate between the high-bandwidth Hermes channel and the Cerberus serial bus interface, it is generally safe to assume that, after detecting an error response packet, an attempt to read the status register via Cerberus will result in reading stable, quiescent error conditions and that the queue of outstanding requests will have drained. After clearing the status register via Cerberus, the packet originator may immediately resume sending requests to the Calliope device.

<u>Cerberus Registers</u>

Calliope's configuration registers compily with the Cerberus and Hermes specifications. Cerberus registers are internal read/only and read/write registers which provide an implementation-independent mechanism to query and control the configuration of devices in a Terpsichore system. By the use of these registers, a user of a Terpsichore system may tailor the use of the facilities in a general-purpose implementation for maximum performance and utility. Conversely, a supplier of a Terpsichore system component may modify facilities in the device without compromising compatibility with earlier implementations. These registers are accessed via the Cerberus serial bus.

As a device component of a Terpsichore system, each Calliope interface contains a set of Cerbarus-accessable configuration registers. Additional sets of configuration registers are present for each device in a Terpsichore system, including Euterpe processor devices, and Mnemosyne memory devices.

Read/only registers supply information about the Terpsichore system implementation in a standard, implementation independent fashion. Terpsichore software may take advantage of this information, either to verify that a compatible implementation of Calliope is installed, or to tailor the use of the part to conform to the characteristics of the implementation.

The lead/only registers occupy addresses 0.5. An attempt to write these registers may cause a normal or an error response.

Read/write registers select operating modes and select power and voltage levels for gates and signals. The read/write registers occupy addresses 6..7, 10..14 and 25..32.

Reserved registers in the range 8..9, 15..24 and 33..63 must appear to be read/only registers with a zero value. An attempt to write these registers may cause a normal or an error response.

Reserved registers in the range 64..2¹⁶-1 may be implemented either as read/only registers with a zero value, or as addresses which cause an error response if reads or writes are attempted.

Highly Confidential

The format of the registers is described in the table below. The octlet is the Cerberus address of the register; bits indicate the position of the field in a register. The value indicated is the hard-wired value in the register for a read/only register, and is the value to which the register is initialized upon a reset for a read/write register. If a reset does not initialize the field to a value, or if initialization is not required by this specification, a * is placed in or appended to the value field. The range is the set of legal values to which a read/write register may be set. The interpretation is a brief description of the meaning or utility of the register field; a more comprehensive description follows this table.

octlet	bits	field name	value	range	interpr e ration
0 -	6316		0x00		Identifies interface device as
		code	40		compliant with MicroUnity Calliope
			a3		architecture.
			92	.220	
			b4		
			49	100	
	150	architecture			Device complies with architecture
		revision	00	**************************************	version 1.0
octlet	bits	field name	value.	aonea	interpretation
1 -	6316	implementor			gentifies Calliope interface device
		code	40		as implemented by MicroUnity.
			а3ँ		
			49		
	d		db//		
			3c*	*	
	150	implementor	0x01		implementation version 1.0.
		revision	00		<u> </u>
octlet	bits	field name	value	Panosa	interpretation
2	630 6	manufacturer	000		Identifies initial manufacturer of
-		code	40		Calliope interface device
, 1			a		implemented by MicroUnity as
		. 3	a4	100	MicroUnity.
	y		6d		,
W.			ff		
	150	manufacturer	0x01		Manufacturing version 1.0.
•		revision	00		
octlet	bits	field name		range	
3	6316	serial	0		This device has no serial number
		number			capability.
	150	dynamic	O		This device has no dynamic
		address			addressing capability.

octlet	bits	field name	value	range	interpretation
. 4	6360		4	015	size of a Hermes address
	5956		3	015	size of a Hermes word
	5548	C	11	025 5	log ₂ of buffer capacity in words
	470	. 0	0	0 .	Reserved for definition in later revision of Calliope architecture
octlet	bits	field name	value	range	interpretation
5	63.20	.0	0	0	Reserved for definition in later revision of Callione architecture
	1918	AI	1 .		number of Al audio inputs
	1716		1	03	number of AQ audio outputs
	1514	PO, PI			number of PO phone outputs and PI phone inputs
	1312	VI	1	0,3%	number of VI video inputs
	1110	VO	1-	9.3	number of VO video outputs
	98	IR, II	1	0.3	number of IB infrared outputs and II
•	76	so, si	*		number of SO smartcard outputs and St smartcard inputs
	54	EQ, CI)		number of EQ equalizers and CI
-	32	CO	2 🗸	9″.3 <u>.</u> l	number of CO cable outputs
	10	₩ QPSK	1	O. 3.	number of OFSK cable inputs

octlet	bits	field name	value	range	interpretation
6	63	reset	1	01	set to invoke device's circuit reset
	62	clear	1	01	set to invoke device's logic clear
	61	selftest			set to invoke device's selftest: bits 6048 may indicate depth of selftest
	60	defer writes	0*		set to cause writes to octlets 2543 to be deferred until the next logic-clear or non-deferred write.
	5950	0	0	0	Reserved
	4948	module id	0	03	Module identifier.
	4733	0	0	0	Reserved
	32	Hermes	1		Set to cause Hermes input channel
		channel			to be ignored and idles to be
		disable		- 200	generated on output channel.
	3116	0	0 .		Reserved
-	158	cidle 0	O* 🎕		Value transmitted on idle Hermes
					output channel when output clock zero (0).
	70	cidle 1	25 5*,		Value transmitted on idle Hermes
				1,00000000	output channel when output clock one (1).

		· · · · · · · · · · · · · · · · · · ·	*	•	
octle		field name		erang	
7	63	reset/clear/	11	01	
	•	selftest	1		selftest operation has been
		complete			completed.
	62	reset/clear/	1	01	This bit is set when a reset, clear or
		selftest			selftest operation has been
		status			completed successfully.
	61	meltdown	0	01	This bit is set when the meltdown
		detected			detector has caused areset.
	60	low voltage	р	01	This bit is set when the voltage or
		or		1	temperature is too low for proper
		temperature			operation of logic circuits.
	5957	0	0	О	Reserved for indicating additional
		•			causes of reset. 🔏 🔊
	56	Cerberus	0	0,4	This bit is set when a Cerberus
		transaction			transaction error has caused a
		error			machine check
	55	Hermes	0	0.1	This bit is set when a Hermes
		check byte			channel check byte error has caused
		error	digita.		a máchine check
	54	Hermes	0,/**	04	This bit is set when a Hermes
		command			channel command error has caused
		error 🥒			a machine check.
	53	Hermes	0	0.1/	This bit is set when a Hermes
	4	address erroi	1 %	W. W.	address error has caused a machine
			**		sneck. 🚁 🗱
	5216	(1)	0 ,*	0/	Reserved
	158	raw 0	*	0 25	Value sampled on specified Hermes
				5. W	channel when input clock is zero (0).
	7.0	aw 1	*	0.25	Value sampled on specified Hermes
,	1000			5	channel immediately following
all the same	A Thomas of		Ä.		sample value in raw 0 register.
octlet	bits	ield name		range	interpretation
2.54 UI	630	0	0	0	Reserved

octlet	bits	field name	value	range	interpretation
10	6356	0	0		Reserved
	5548	PLL anob	224	0.,230	PLL analog-knob settings
	4740	0	0		Reserved
	3932	CI2 test	0	07	Cl2 test control
	3124	CI1 test	0	07	CI1 test control
	2316	Cl2adc anob	224	0230	Cl2 ADC analog-knob settings
	1512			07	Cl2 Q filter adjust 🐁
	118	CI2I filter	3	07	CI2 I filter adjust
	74	0	0		Reserved
	3	CI2 VCO	0		CI2 external VOQ switch
	2	CI2 LNA	0	01	CI2 input LNA enable
	1		0	01	CI2 Q ADC preamplifier disable
	_	preamplifier			
	0		0	4.19	CI2 ADC preamplifier disable
	i	preamplifier			
octlet	bits	field name	value	range	interpretation
11	6356	Clisyn anob	224	0230	Cl1 synthesizer analog-knob settings
	55	CO2 invert			GO2 inversion control
	54	CO1 invert	0	01	© inversion control
	53	Cl2a invert		Q/_1	Cl2a inversion control
	52	Cl2b invert			CI2b inversion control
	51	W V - W - W	0 🔌		Cla inversion control
	50	Clib invert	Q `		Citb inversion control
	4948				Rešerved 🐃 .
					CI1 ARS analog-knob settings
	V		(41.5)	0.7	CM Offilter adjust
á		Citi filter			s i filter adjust
	A 20000 - 100	0	211111		Rěserved
/N ^N /	27	©I1 VCO		01	CI1 external VCO switch
	26	VII11/7-			CI1 input LNA enable
die	25		0	01	CI1 Q ADC preamplifier disable
	24	preamplifier	0	0 1	CI1 I ADC preamplifier disable
	~ 4	CI1I ADC preamplifier	١	01	on rapo preampliner disable
	2316	Cl2syn anob	224	0.,230	CI2 synthesizer analog-knob settings
	158		224		reference clock divider analog-knob
					settings
	70	CLIO anob	224		CLIO analog-knob settings
				اــــــا	

octlet	bits	field name	valu	e rangi	O imbararabati
12	63	capacitor	0	01	
		calibration	U	01	Set to enable capacitor calibration.
	6234	0	0 ·	0	Reserved
	33	VI invert	0	01	VI inversion control
	32	VO invert	0	01	VO inversion control
	3124	VI anob	224	0230	
	2316	VO anob	224	0230	VO analog-knob settings
	158	CO1 anob	224	0230	
_	70	CO2 anob	224	0230	CO2 analog-knob settings
octlet	bits	field name	value	range	
· 13	63	0	0	0	Reserved.
	6256		0	012	Q2 configuration control
		configuration	<u></u>	7/	
	55	Al invert	0 🕸	0.1	Al-inversion control
	54	PI invert	Q	00.1 a	Planversion control
	53	PO invert ®	0 🔊		O inversion control
	52	AO invert	0	0.4	AO inversion control
	5150	AIR bias	2///	9::3	Al right amplifier bias level
	5148	All bias	2	0.3	Al left amplifier bias level
•	4740	AIR anob	224	0.230	Al right analog-knob settings
	3932	AlL anob	224	0230	Al left analog-knob, settings
	3126	0	0 💘	0,	Reserved
•	2524	PI bias 🥢	2	0,,3	Plamplifier bias level
	2316	// Pl anob	224 «	0.230	PI analog-knob settings:
•	1513	0	0		Reserved
	12	mute	C 1000		A@>@nd PO mute
á	/41.18.1	PO filter		0.15	antialias filter adjust
	7.A	AOR filter		015	AÖ right antialias filter adjust
	30	AOL filter	7	015	AO left antialias filter adjust
octlet	bits		value	range	interpretation
	6356	0	0	0	Reserved
	5548	EQ2 test	0	07	EQ2 test control
-	4740	EQ1 test	0		EQ1 test control
	39		0_		Reserved
	3832	CO1	0 \	012	CO1 configuration control
		configuration	t	7	
	3116		0		eft priority?
	150		0		right priority?
	_				MU 0023459

octlet	bits	field name	value	range	interpretation
1524	630	0	0		Reserved for expansion of Cerberus
102-7	000	ŭ			registers upward or knobcity registers
					downward.
octlet	bits	field name		range	interpretation
25	6356				geographical digital knob settings
	5548				geographical digital knob settings
	4740				geographical digital knob settings
	3932				geographical digital knob settings
	3124		-		geographical digital knob settings
	2316				geographical digital knob settings
	158		224	0127	geographical digital knob settings
	70		224	0127	geographical digital knob settings
	٠'				
octlet	bits	field name	value	range	
26	6356		764	*****	geographical digital knob settings
	5548	ė.			geographical digital knob settings
	4740				geographical digital knob settings
	3932		224	2000 AV	geographical digital knob settings
	3124				geographical digital knob settings
	2316		3		geographical digital knob settings
	158		7.7.2000		geographical digital knob settings
	70		2 24 /	12/	geographical digital knob settings
octlet	bits	tiëld name	walue	range	interpretation
27	6356				geographical digital knob settings
	5548		224		geographical digital knob settings
	47, 40		224	0 127	geographical digital knob settings
	.89 <u>.</u> 32		1999	0127	geographical digital knob settings
	31.24				geographical digital knob settings
	2316		224		geographical digital knob settings
	158	***			geographical digital knob settings
# .	70				geographical digital knob settings
			<u> </u>	1	
octlet	bits	field name		range	
- 28	6356				geographical digital knob settings
	5548				geographical digital knob settings
	4740				geographical digital knob settings
	3932				geographical digital knob settings
. •	31.,24		224	0127	geographical digital knob settings
	2316		224	0127	geographical digital knob settings
	158		224	0127	geographical digital knob settings
	70				geographical digital knob settings
					<u> </u>

Highly Confidential

octlet	bits	field name .	value rang	
29	6356		224 0127	geographical digital knob settings
	5548		224 0127	geographical digital knob settings
	4740		224 0127	geographical digital knob settings
	3932		224 0127	geographical digital knob settings
	3124		224 0127	geographical digital knob settings
	2316		224 0127	geographical digital knob settings
	158		224 0127	geographical digital knob settings
	70		224 0127	geographical digital know settings

octlet b	oits _	field name	value	range	interpretation
29 63	56	Hermes channel knob	5	1127 .: ⁽¹	knob settings for Hermes channel circuits.
55	48		224	0,427	geographical digital knob settings
47	40		224%	0.127	geographical digital knob settings
39	32		224	127	geographical digital knob settings
31	24	. 4	224	0127	geographical digital knob settings
_ 23	16		224		geographical digital knob settings
15	58		2 24	0.127	geographical digital knob settings
·7	0		224	ð 12 7	geographical digital knob settings

REDACTED

octlet	bits	field name	value	range	interpretation
30	6362	Hermes	0		Voltage swing selection for Hermes
•		skew swing			channel skew circuits
	6160	0			Reserved
	5957	resg	5	07	Global resistor mask for all knobs.
	5653	0	00	0	Reserved
	5248	termination	20		Set based on value read from PMOS
		fine-tuning			drive strength, used to fine-tune
					resistor values in Hermes
	47				termination.
	4745	0	0		Reserved
	4440	16 **	20		Set based on value read from PMOS
		control			drive strength used to fine-tune
	00 07		_		resistor values in knob settings.
	3937	0	0		Reserved
	36.,32	PMOS drive			This read/only field indicates the
		strength		W 4	drive strength of PMOS devices expressed as a digital binary value.
	3128	owing 2	5	*********	Voltage swing knob setting 3
	2724				Voltage swing knob setting 2
•	2320	swing 1	- Wester 1	استخرار وسسنج	Voltage swing knob setting 1
	1916	swing 0	· · · · · · · · · · · · · · · · · · ·		Voltage swing knob setting 0
	152	70000 100			Voltage reference knob setting 3
	118 ∢	10 10 40 1000 100 100			Voltage reference knob setting 2
	74	reference 1/			Voltage reference knob setting 1
	30	reference 0	1 \$5	0.15	Voltage reference knob setting 0

octlet	bits	field name	value	range	interpretation.	
31	6358		T 0	Ю	Reserved	7
	57	PLL	0	01	Set to invoke PLL0 and PLL1	-{
		prescaler		Γ	prescaler bypass, otherwise divide	
		bypass			input clock by 20.	}
•	56	conversion	0	01		-
	Ů.	prescaler	ľ	P	Set to invoke temperature conversion]
		bypass	i	1 .	prescaler bypass, otherwise divide input clock by 20.	}
	5551		20	4 27	PLL2 divider ratio	4
	00	ratio	20	131	FLL2 divider ratio	
	50	PLL2	1*	01	Cot to involve DIA 6 - II II-	1
	00	feedback	1'	D I	Set to invoke PLL2 feedback bypass.	
		bypass				
	49	PLL2 range	0*	h 1	Cat for all all land his total	į
	10	FLLZ range	M	V. 1	Set for operation at high frequency	
		İ			(above 0 xxx GHz) cleared for	
		·	4	M. 7	operation at low frequency (below 0.7xy GHz)	
	48	PLL2	1	100 W 100 1 0		l
		oscillator		V	Set to select multivibrator oscillator; cleared to select ring oscillator.	
		select			oreal so lesseles and oscillator.	
	4743		1 2	3 12	PLI divide ratio	
		ratio	I'& :		LE PROMICE MENO.	
	42	RLLI	4 *	0/1	Set to to voice PLL1 feedback bypass.	
		feedback			per to awone a Lit.) reedback bypass.	
	,	bypass	10			
	41	PLL1 range	h* N	n 100	Set for operation at high frequency	
					(above 0.xxx GHz); cleared for	
	•		, T		operation at low frequency (below	
	42				0.yy Ortz).	
	40	PLLA	O.		Set to select multivibrator oscillator;	
		oscillator			cleared to select ring oscillator.	
		select				
	3935	PLLO divide	12	613	PLL0 divider ratio MU 00	23463
	,	ratio				
	34	PLLO	1	01	Set to invoke PLL0 feedback bypass.	
		feedback			111 III III II II II II II II II II II I	
		bypass				
	33	PLL0 range	0	01	Set for operation at high frequency	
		_			(above 0.xxx GHz); cleared for	
			l i		operation at low frequency (below	
					0.yyy GHz).	
	32	PLLO	0	01	Set to select multivibrator oscillator;	
		oscillator		k	cleared to select ring oscillator.	
		select			<u> </u>	
:	3124	analog	0	025	Set to measure analog levels at	
•		measurement	k	5	various test points within device.	

	2322		0	03	Set to perform margin testing of the
		threshold			meltdown detector.
	21	conversion	0*		Setting this bit causes the
		start			conversion to begin. The bit remains set until conversion is complete
	20		_		
	20	0	0 0*	0	Reserved. (selection extension)
	1916	:	U"		Field selects which of ten
	45 40	selection			measurements are taken
	1510	0	0 0*	0 10	Reserved. (counter extension)
	90	conversion counter	U"		This field is set to the two's complement of the downslope count.
		Counter		23	The counter counts upward to zero,
				•	and then continues counting on the
				يون.	upslope until conversion completes.
	1				
octlet	bits	field name		tange	
32	63	0		6370	Reserved 🐧 🐧
	62	quadrature	0	01	Setting this bit causes the
		bypass			quadrature circuit to be bypassed;
					the input clock signal is used
			0		directly. with maximum delay.
	61	quadrature	0		Set to 0 if the Hermes channel is
		range			operating at a low frequency; 1 if the Hermes channel is operating at a
					high frequency
	60	output	4		Set to enable output terminators.
	00	termination			Cleared to disable output
			* 5		terminators.
	595	termination	1.		Set termination resistance level.
		resistance			
	56.54	output	1	0.7	Set output current level.
		current			* '
	5348	skew bit 7	1	063	Set delay in Ho7 skew circuit.
	4742	skew bit 6	1		Set delay in Ho6 skew circuit.
	4136	skew bit 5	1		Set delay in Ho5 skew circuit.
	3530				Set delay in Ho4 skew circuit.
	2924	skew bit 3	1		Set delay in Ho3 skew circuit.
	2318	skew bit 2	1		Set delay in Ho2 skew circuit.
	1712	skew bit 1			Set delay in Ho1 skew circuit.
	116		1		Set delay in Ho0 skew circuit.
	50	skew clk	1		Set delay in HoC skew circuit.
	·	WALVES VERN	ļ	300	oct dolay in 100 onon onout.
octlet	bits	field name	value	range	interpretation
3363	,				Reserved for use with additional
					Hermes channel interfaces
	•				

Highly Confidential

octlet	bits	field name	value	range	interpretation			
64 65536	630	0	0		Reserved for use with later revisions of the architecture.			
configuration memory space								

Identification Registers

The identification registers in octlets 0..3 comply with the requirements of the Cerberus architecture.

MicroUnity's company identifier is: 0000 0000 0000 0010 1100 0101.

MicroUnity's architecture code for Calliope is specified by the following table:

Internal code name	Code number
Calliope	0x0040 33 92 54 49

Calliope architecture revisions are specified by the following table:

Internal	code na	Code numl	ser 🚜	
1.0		0x01.00	. 🛝 .	

MicroUnity's Callione implementor codes are specified by the following table:

The Harries III	1 35 AM "40h.	7 III 4111.	- 1000 -
internal carle	Mamo	Codo Min	Shor we was
Internal code	Licentifica 🚿 🧥	I COUP THE	ibër 🧥 🐎
A STATE OF THE STA			
MicroUnity		1.(1)強(1) 4(1) 第	3,49°db°3c
All 112 1212 A	- 196 · ·	10 C	G 18 8 00

MicroUnity's Calliope, as implemented by MicroUnity, uses implementation codes as specified by the following table.

ď	4100	. ·	Manhilli	1116	3111	.489.	Mary 1		
	*	iternal	code n	ante		E VIS	ön	number	
3	1	.O.)	(X01 (00		
į		Mican	W		7				

MicroUnity's Calliope, as implemented by MicroUnity, uses manufacturer codes as specified by the following table:

Internal code name	Code number .
MicroUnity	0x00 40 a3 a4 6d ff

MicroUnity's Calliope, as implemented by MicroUnity, and manufactured by MicroUnity, uses manufacturer revisions as specified by the following table:

Internal code name	Code number	
1.0	0x01 00	

MU 0023465

Architecture Description Registers

The architecture description registers in octlets 4 and 5 comply with the Cerberus specification and contain a machine-readable version of the architecture parameters: A, W, C, AI, AO, PO, PI, VI, VO, IR, II, SO, SI, EQ, CI, CO, and QPSK described in this document.

The architecture parameters describe characteristics of the Hermes interface, capacity of the Calliope buffer memory, and the number of audio, phone, video, infrared, smartcard, and cable input and output channels, and the number of QPSK cable input channels.

MU 0023466

Control Register

The control register in octlet 6 is a 64-bit register with both feed and write access. It is altered only by Cerberus accesses. Calliope does not alter the values written to this register.

The reset bit of the control register complies with the Cerberus specification and provides the ability to reset an individual Calliope device in a system. Writing a one (1) to this bit is equivalent to a power-on teset or a broadcast Cerberus reset (low level on SD for 33 cycles) and resets configuration registers to their power-on values, which is an operating state that consumes nominal current (as determined by external pins), and also causes all internal high-bandwidth logic to be reset. The duration of the reset is sufficient for the operating state changes to have taken effect. At the completion of the reset operation, the reset/clear/selftest complete bit of the status register is set, the reset/clear/selftest status bit of the status register is set, and the reset bit of the control register is set.

The clear bit of the control register complies with the Cerberus specification and provides the ability to clear the logic of an individual Calliope device in a system. Writing a one (1) to this bit causes all internal high-bandwidth logic to be reset, as is required after reconfiguring power and swing levels. The duration of the reset is sufficient for any operating state changes to have taken effect. At the completion of the reset operation, the reset/clear/selftest complete bit of the status register is set, the reset/clear/selftest status bit of the status register is set, and the clear bit of the control register is set.

The selftest bit of the control register complies with the Cerberus specification and provides the ability to invoke a selftest on an individual Terpsichore device in a system. However, Calliope does not define a selftest mechanism at this time, so setting this bit will immediately set the reset/clear/selftest complete bit and the reset/clear/selftest status bit of the status register.

The defer writes bit of the control register provides a mechanism to adjust several octlets of Cerberus registers at one time with a single transition, such as when setting individual power levels within Calliope. Writing a one (1) to this bit causes writes to octlets 10 through 32 to have no effect (to be deferred) until the next logic-clear or a non-deferred write. When writes have been deferred, the values written are lost if a read of these octlets precedes the subsequent logic-clear or

non-deferred write. A normal or non-deferred write occurs when writing to octlets 10 through 32 while the defer writes bit is cleared (0).

The module id-field of the control register controls the value of the module identifier field of the Hermes input channel which selects this Calliope device.

The Hermes channel disable bit of the control register provides the means to begin operations on the Hermes channels after a reset, clear, or error. Writing a one (1) to this bit causes the Hermes input channel to be ignored and forces idles to be generated on the Hermes output channel. Writing a zero (0) to this bit causes the Hermes input channel phase adjustment to be reset, and after a suitable delay the Hermes channels are available for use.

The cidle 0 and cidle 1 fields of the control register provide a mechanism to repeatedly sent simple patterns on the Hermes output channel for purposes of testing and skew adjustment. For normal operation, the cidle 0 field must be set to zero (0), and the cidle 1 field must be set to all ones (255)

Status Register

The status register is a 64-bit register with both read and write access, though the only legal value which may be written is a zero to clear the register. The result of writing a non-zero value as not specified.

The reset/clear/selftest complete bit of the status register complies with the Cerberus specification and is set upon the completion of a reset, clear or selftest operation as described above.

The reset/clear/selfrest status bit of the status register complies with the Cerberus specification and is set upon the successful completion of a reset, clear or selftest operation as described above.

The meltdown detected bit of the status register is set when the meltdown detector has discovered an on-chip temperature above the threshold set by the meltdown threshold field of the Cerberus configuration register, which causes a fester to occur and the power level to be forced to minimum (1).

The low voltage or temperature bit of the status register is set when internal circuits have detected either insufficient voltage or temperature for proper operation of high speed logic circuits, which causes a logic clear until the condition is no longer detected (due to an increase in supply voltage or device temperature).

The Cerberus transaction error bit of the status register is set when a Cerberus transaction error (bus timeout, invalid transaction code, invalid address) has occurred. Note that Cerberus aborts, including locally detected parity errors, should cause bus retries, not a machine check.

The Hermes check byte error bit of the status register is set when a Hermes check byte error has occurred.

Highly Confidential

The Hermes command error bit of the status register is set when a Hermes command error has occurred.

The Hermes address error bit of the status register is set when a Hermes address error has occurred.

The raw 0 and raw 1 fields of the status register contain the values obtained from two adjacent samples of the specified Hermes input channel. The raw 0 field contains a value obtained when the input clock was zero (0), and the raw 1 field contains the value obtained on the immediately following sample, when the input clock was (1). Calliope ensures that reading the status register produces two adjacent samples, regardless of the timing of the status register read operation on Cerberus. These fields are read for purposes of testing and control of skew in the Hermes channel interfaces.

Power and Swing Calibration Registers

Calliope uses a set of calibration registers to control the power and voltage levels used for internal high-bandwidth logic and memory. The details of programming these registers are described below.

Eight-bit fields separately control the power and voltage levels used in a portion of the Calliope circuitry. Each such field used to control digital circuitry (labeled "knob") contains configuration data in the following format:

	7/		2 1 0	
•	000. N WA 🔛 🙀	s 🔝 🔊 Ivi	ref 0	
		(* * 2 0)	2 // 👫	
	// // > _p(wer and swing	controls	

Each such field used to control analog circultry (labeled "anob") contains configuration data in the following formats

	7 \$ 5	4 4 3 3	ž <u>1</u>	0	
	res	0	lvi	0	
/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	3	2	2	1	
	power a	nd swing	controls		

The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation
0	0	Reserved
ref	03	Set reference voltage level
IVI	03	Set voltage swing level.
res	07	Set resistor load value.

Power and swing control field interpretation

MU 0023468

The reference voltage level, voltage swing level and resistor load value are model figures for a full-swing, lowest-power logic gate output. The actual voltage levels and resistor load values used in various circuits is geometrically related to the values in the tables below. Designed typical, full-speed settings for the ref, lvl and res fields are ref=250 millivolts, lvl=500 millivolts, and res=2.5 kilohms.

The ref field, together with the reference n fields of the configuration register, control the reference voltage level used for logic circuits in the specified knob domain. The value of the ref field is interpreted by the following table:

ref	reference voltage level
0	reference 0
1	reference 1
2	reference 2
- 3	reference 3

The lvl field, together with the swing n fields of the configuration register, control the voltage swing level used for logic circuits in the specified knob domain. The value of the lvl field is interpreted by the following table:

	100 .00	All Allend	
IV	volt	age swin	g level
0		swing (
600 MJ 4	Marie .	swing '	
2 2		» swing 🕏	2
		swing:	
<u> </u>	100.00	0000 40000	***************************************

Values and interpretations of the swing n and reference n fields are given by the following table, with units in millivolts.

Ø,	111111111111111111111111111111111111111	30000	W.
×.	value		swing .
À	0	138	3 *** 275
	<u> </u>	, 15Q , N	300
100	2	163	325 ·
8	3	175	350
	4	188	375
	5	200	400
1	6	213	425
	· 7	225	450
ı	. 8	238	475
1	9	250	500
	10	263	525
1	11.	275	550
1	12	288	575
1	13	300	· 600
ı	14	325	650
ı	15	350	700

The res field, together with the resg field of the configuration register and the meltdown detected bit of the status register, control the PMOS load resistance value used for logic circuits in the specified knob domain, referred here as the resl value. For each res field, the resl value is computed as:

resi = res & (meltdown detected ? 1 : resg)

The resl value, together with the process control field of the configuration register, control the PMOS load resistance value used for logic circuits in the specified knob domain. Values and interpretations of the lvl field are given by the following table, with units in kilohms. The table below gives resistance values with nominal process parameters.

		process control						
resi	0	4	8	12	16	20,	» 24	28
0				unde	lined			
1		2.5	5.0	75	* /40)	* 13. /	15.	18.
2		1.3	2.5	3.8	\$5.0	63	7.5	8.8
3		.83	1.7	2.5	3.2	4.2	5	5.8
4		.63	1.3	1.9	2.5	3.1	3.8	4.4
5		.50	0.0	1 5	* 2 O	2.5	3	3.5
6		.42	.83	1.3	**1.7	2.1	2.5	2.9
7		<i></i>	71	"1 1.7	» 1. 4 .	1.8	2.1	2.5

Resistor control field interpretation

When the process control field of the configuration register is set equal to the PMOS drive strength field of the configuration register, nominal PMOS load resistance values are as given by the following table, with units in kilohms.

_	199 305 704		200 200
·[res	PMOS los	ad resistance
	%0	. Oint	(ethics
	1 (🔞 13. 🎉 🔊 🤻	*
8	2 🗞	<i>6.</i> 3 %	
Γ	3	4.2	
Γ	4	3.1	
	5	2.5	
Γ	6	2.1	
E	7	1.8	

MU 0023470

When Mnemosyne is reset, a default value of 0 is loaded into each 0 field, 0 in each ref field, 0 in each lvl field and 7 in each res field, which is a byte value of 224. The process control field of the configuration register is set to 20, and the reference n and swing n fields are set to 15. These settings correspond to a chip with nominal processing parameters, nominal power and high voltage swing operation.

For nominal operating conditions, the ref field is set to 0, the lvl field is set to 0, and the res field is set to 5, which is byte value of 5. The process control field is set

Terpsichore System Architecture

equal to the PMOS strength field, and the reference n and swing n fields are set to 5.

interface Configuration Registers

Interface configuration registers are provided on the Calliope interface to control the [insert summary list of controls].

The CI1 test and CI2 test field of interface configuration register 10 control operating modes of the CI1 and CI2 cable input blocks.

Eight-bit fields separately control the operating modes of the cable input blocks. Each such field contains configuration data in the following format:

7		4 🐃 3	2	<u> </u>	0	
	0	rotate	round	test	DSP enable	; }
	3)	1 ·	1	
	cable	input test cor	ntiols	÷		•


The range of valid values and the interpretation of the fields is given by the following table:

field	válue	interpretation
0	0	Reserved & **
rotate	(O): T	Set to enable rotator 🥕 🐎
round	0,1	Set to enable multiplies founding
test	t0	Set to bypass ABC and connect cable input to cable output (digital loop back)
DSP enable	0.1	Set to enable DSP output (clear to enable testing of RAM)

Cable input test control field interpretation

The CI1Q filter, CI1I filter, CI2Q filter and CI2I filter fields of interface configuration register 10 and 11 control the cutoff frequency of the cable input antialias filters.

Four-bit fields separately control the cutoff frequency of each cable input antialias filter. Each such field contains configuration data in the following format:



MU 0023471

The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation	
0	0	Reserved	
cutoff	07	Cutoff frequency selection for antialias filter	

Cable input antialias filter control field interpretation

Values and interpretations of the cutoff fields are given by the following table, with units in megahertz, for nominal 3 dB frequency, at specified junction temperature:

cutoff	25 C	75 C	125 C	7
0	14.1	13.8 💨	43,4	1
1	11.9	717 V	\$11.4]
2	10.4	J10,2	10.0	1
3	9.2	7 (8,79.† ,75.)	8.9	Ī ·
4	8.3 🛝 🦠	8.2	<u></u> 8.0	1
5	/7·6\\/	7,5	7.3	MU 0023472
6	×7.0	/6,9	6.7	
7	6.4	6.4	6.2	1

For normal operation a value of 3 is placed in the cutoff fields, selecting a 9 MHz cutoff frequency.

The CI1 VCO and CI2 VCO bits of interface configuration registers 10 and 11 control the selection of the VCO used as an input to the tuner of the cable input. Writing a zero (0) to the bit selects the internal VCO, while writing a one (1) selects an external VCO input. In normal operation a zero is placed in the VCO bit, selecting the internal VCO.

The CIL LNA and CI2 LNA bits of interface configuration registers 10 and 11 enable the LNA low noise amplifier) used as an input to the tuner of the cable input. Writing a zero (0) to the bit disables the LNA, while writing a one (1) enables the LNA. In normal operation a one is placed in the LNA bit, enabling the LNA.

The CI1Q ADC preamp, CI1I ADC preamp, CI2Q ADC preamp and CI2I ADC preamp bits of interface configuration registers 10 and 11 enable the ADC preamplfier output used as an input to the ADC of the cable input. Writing a zero (0) to the bit enables the ADC preamplifier output, while writing a one (1) disables it, allowing the tuner input to be driven from an external pin. In normal operation a zero is placed in the ADC preamp bits, enabling the preamplifiers.

The CI1a, CI1b, CI2a, CI2b, CO1, CO2, VI, VO, AI, AO, PI, PO invert bits of interface configuration registers 11, 12, and 13 provide for the selective inversion of the relative clock phase of the analog-to-digital section internal interfaces in the

respective interfaces. In normal operation, a zero is placed in the invert bits, matching the relative phases of the interface sections.

The CO1 configuration and CO2 configuration fields of interface configuration registers 13 and 14 provide for the configuration of external devices which assist in the implementation of the cable output. The configuration fields drive LVTTL outputs which can control external filters and other components. In nornal operation, a zero is placed in the configuration fields.

The PI bias, AIR bias and AIL bias fields of interface configuration register 13 control the bias current of the phone and audio input right and left operational amplifiers.

Four-bit fields separately control the bias current of each input operational amplifier. Each such field contains configuration data in the following format:



audio input operational amplifier controls

The range of valid values and the interpretation of the fields is given by the following table:

field 🗼 🔪 va	alue interpretation
bias 0	3. Dias current selection for input operational amplifier.
	operational amplifier

audio input operational amplifier control field interpretation

Values and interpretations of the hias fields are given by the following table, with units in microamperes for nominal current at specified junction temperature:


í		25 C	₹ 75 C	125 C
1			200 .	
į,	· * * * * * * * * * * * * * * * * * * *	-1/2	133	
	2*		100	
	.3		80	

The mute bit of interface configuration register 13 provides for initial muting of the audio and phone outputs during initial system operation. Writing a zero (0) to the bit enables the audio and phone outputs, while writing a one (1) forces the AO and PO outputs to a constant value (zero with AC coupling).

The PO filter, AOR filter and AOL filter fields of interface configuration register 13 control the cutoff frequency of the phone and audio output right and left antialias filters.

MU 0023473

Four-bit fields separately control the cutoff frequency of each output antialias filter. Each such field contains configuration data in the following format:



The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation	/ N. V
cutoff	015	Cutoff frequency antialias filter	selection for
		annanas mei	

audio output antialias filter control field interpretation

Values and interpretations of the cutoff fields are given by the following table, with units in kilohertz, for nominal 3 dB frequency at specified junction temperature:


cutoff	25 C	75 C	125 C
0		69.9	
1	V	65.9	*
2		/ ₂ 62.3 8	Ż.
3		58.8	
4.3		»	
5°% °		\$\$53.2	
6 🦧		50.9	
7		48.6 46.4 44.6	
/*8 [*]		46.4	
% 9		> ♦ 44. 6	
% 40		43 .9	
/ 1/1%		41.4	
12/		40.0	
13		38.5	
14		37.2	
15		35.9	

The EQ1 test and EQ2 test field of interface configuration register 14 control operating modes of the EQ1 and EQ2 cable input equalizers.

MU 0023474

Terpsichore System Architecture

Eight-bit fields separately control the operating modes of the cable input equalizers. Each such field contains configuration data in the following format:



The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation
0	0	Reserved
round	01	Set to enable multiplier rounding
DSP enable	01	Set to enable DSP output (efear to enable testing of RAM).

Cable input equalizer test control field interpretation

Configuration Register

A Configuration register is provided on the Calliope interface to control the fine-tuning of the Hermes channel configuration, to control the global process parameter settings, to control the two phase-locked loop frequency generators, and to control the temperature sensors and read temperature values.

The Hermes skew swing field of the configuration register control the voltage swing used in the Hermes channel skew circuits. The field should always be set equal to the value of the lvl subfield of the Hermes channel knob field.

The resg field of the configuration register permits the global control of the load resistors in all of Calliope's high-speed logic circuits. The resg field is initially loaded from external pins to a numinal power level (5), and can be changed again to a value in the range 0..7 to lower or raise the power and speed of the high-speed logic citcuits in the Calliope device, or can be set to all ones (7) to enable control of individual sections of the Calliope device power levels. By altering the value on the external pins, Calliope can be configured for low-power (0 or 1) testing in a restricted packaging environment.

The termination fine-tuning field of the configuration register controls the analog bias settings for PMOS loads in Hermes termination circuits, in order to accommodate variations in circuit parameters due to the manufacturing process, and to provide intermediate termination resistance levels. Under normal operating conditions, the value read from the PMOS drive strength field should be written into the termination fine-tuning field. The interpretation of the field is given by the table:

value	* termination fine-tuning
0	Reserved
1-19	increase PMOS conductance to 20/value*nominal.
20	use PMOS loads at nominal conductance:
21-31 🚕	decrease PMOS conductance to 20/value nominal.

The process control field of the configuration register controls the analog bias settings for PMOS loads in internal logic circuits, in order to accommodate variations in circuit parameters due to the manufacturing process. Under normal operating conditions, the value read from the PMOS drive strength field should be written into the process control field. The interpretation of the field is given by the table:

	value	process control
Š:	0	Reserved
>	1-19	increase PMOS conductance to 20/value*nominal.
	20	use PMOS loads at nominal conductance.
	21-31	decrease PMOS conductance to 20/value*nominal.

The PMOS drive strength field of the configuration register is a read/only field that indicates the drive strength, or conductance gain, of PMOS devices on the Terpsichore chip, expressed as a digital binary value. This field is used to calibrate the power and voltage level configuration, given variations in process characteristics of individual devices. The interpretation of the field is given by the table:

value	PMOS drive str	ength	ż
0	Reserved		
1-19	value/20*nominal conductance	·	
20	nominal conductance		BALLO
21-31	value/20*nominal conductance		MU 0

MU 0023477

There are two identical phase locked-loop (PLE) frequency generators, designated PLL0 and PLL1. These PELs generate internal and external clock signals of configurable frequency, based upon an input clock reference of either 54 MHz or 1.08 GHz. PLL0 controls the internal operating frequency of the Terpsichore processor, while PLL1 controls the operating frequency of the Hermes channel interfaces. The configuration fields for PLL0 and PLL1 have identical meanings, described below

The PLL0 divide ratio and PLL1 divide ratio fields select the divider ratio for each PLL, where legal values are in the range 6..21, with a nominal setting of 12 for PLL0, and 20 for PLL1. These divider ratios permit clock signals to be generated in the range from 324 MHz to 1.334 GHz, when the input clock reference is at 54 MHz, with prescaling bypassed, or at 1.08 GHz with prescaling used.

Setting the PLL0 feedback bypass bit or the PLL1 feedback bypass bit of the configuration register causes the generated clock bypass the PLL oscillator and to operate off the input clock directly. Setting these bits causes the frequency generated to be the optionally prescaled reference clock. These bits are cleared during normal operation, and set by a reset.

The PLLO range field and the PLL1 range field of the configuration register are used to select an operating range for the internal PLLs. If the PLL range is set to zero, the PLL will operate at a low frequency (below 0.xxx GHz), if the PLL range is set to one, the PLL will operate at a high frequency (above 0.xxx GHz). At reset this bit is cleared, as the input clock frequency is unknown.

Setting the PLL prescaler bypass bit of the configuration register causes the phase-locked loops PLL0 and PLL1 to use the input clock directly as a reference clock. This bit is cleared during normal operation with a 1.08 GHz input clock, in which the input clock is divided by 20, and is set during normal operation with a 54 MHz input clock. At reset this bit is cleared, as the input clock frequency is unknown.

Setting the conversion prescaler bypass bit of the configuration register causes the temperature conversion unit to use the input clock directly as a reference clock.

Otherwise, clearing this bit causes the input clock to be divided by 20 before use as a reference clock. The reference clock frequency of the temperature conversion unit is nominally 54 MHz, and in normal operation, this bit should be set or cleared, depending on the input clock frequency. At reset this bit is cleared, as the input clock frequency is unknown.

The meltdown margin field controls the setting of the threshold at which meltdown is signalled. This field is used to test the meldown prevention logic. The interpretation of the field is given by the table below with a tolerance of ±6 degrees C, and 5 degrees C hysteresis:

value	meltdown thres	hold
0	150 degrees C	4, 4
1	90 degrees C	
2	50 degrees S	
3	20 degrees C	

The conversion start bit controls the initiation of the conversion of a temperature sensor or reference to a digital value. Setting this bit causes the conversion to begin, and the bit remains set until conversion is complete at which time the bit is cleared.

The conversion selection field controls which sensor or reference value is converted to a digital value. The interpretation of the field is given by the table below:

Î		conversion selected
	/O, N	local temperature sensor
I		local temperature reference
×	2,15	Reserved A

MU 0023478

The conversion counter field is set to the two's complement of the downslope count. The counter counts upward to zero, at which point the upslope ramp begins, and continues counting on the upslope until the conversion completes.

Hermes channel Configuration Registers

Configuration registers are provided on the Calliope interface to control the timing, current levels, and termination resistance for the Hermes channel high-bandwidth channel. A configuration register at octlet 31 is dedicated to the control of the Hermes channel, and additional information in the configuration register at octlet 31 controls aspects of the Hermes channel circuits in common. The Hermes channel configuration registers are Cerberus registers 32, where 32 corresponds to Hermes channel 0.

The quadrature bypass bit controls whether the HiC clock signal is delayed by approximately $\frac{1}{4}$ of a HiC clock cycle to latch the Hi7..0 bits. In normal, full speed operation, this bit should be cleared to a zero value. If this bit is set, the

quadrature delay is defeated and the HiC clock signal is used directly to latch the $\text{Hi7}_{..0}$ bits.

The quadrature range bit is used to select an operating range to the quadrature delay circuit. If the quadrature range is set to zero, the circuit will operate at a low frequency (below 0.xxx GHz), if the quadrature range is set to one, the circuit will operate at a high frequency (above 0.xxx GHz).

The output termination bit is used to select whether the output circuits are resistively terminated. If the bit is set to a zero, the output has high impedence; if the bit is set to one, the output is terminated with a resistance equal to the input termination. At reset, this bit is set to one, terminating the output.

The termination resistance field is used to select the impedence at which the Hermes channel inputs, and optionally the Hermes channel outputs are terminated. The resistance level is controlled relative to the setting of the termination fine tuning field of the configuration register. The interpretation of the field is given by the table, with units in Ohms and nominal PMOS conductance and bias settings:

value	termination resistance
0	Reserved
1	250% Ohm's 4 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
2	#125> Qhms
3	
4 🔉	62.5 Ohms
5 *	
6	1.7 ⊙mags
7	<u> </u>


The output current held is used to select the current at which the Hermes channel outputs are operated. The interpretation of the field is given by the table, with units in ma.

	output current		value
		Reserved	0
		2. mA	1
		4. mA	2
<u> </u>		6. mA	3
		8. mA	4
MU 0023479		10. mA	5
		12. mA	6
		14. mA	7

The output voltage swing is the product of the composite termination resistance: (input termination resistance-1+output termination resistance-1)-1, and the output current. The output voltage swing should be set at or below 700 mV, and is

normally set to the lowest value which permits a sufficiently low bit error rate, which depends upon the noise level in the system environment.

The skew fields individually control the delay between the internal Hermes channel output clock and each of the HoC and Ho7..0 high bandwidth output channel signals. Each skew field contains two three-bit values, named digital skew and analog skew as shown below:



The digital skew fields set the number of delay stages inserted in the output path of the HoC and the Ho7..0 high-bandwidth output channel signals. The analog skew fields control the power level, and thereby control the switching delay, of a single delay stage. Setting these fields permits a line level of control over the relative skew between output channel signals. Naminal values for the output delay for various values of the digital skew and analog skew fields are given below, assuming a nominal setting for the Hermes channel knob.

	<i></i>	111 10 400 100
digital skew	delay (ps)	plus
skew		analog "
		skew
0	*** ** 0 * **	>>no. <
1]	% 320≪	y€s∌
2 🔌 🤻	400	//yes//
3 🔌	»" /470 //	ves
4	<i>∞</i> %570 ≪	yes
5 🧳	√/ /67Ø 🔌	> yes
6.	* 770 ₀	yes
. Z.	870	yes

Vanalog skew	delay (ps)
0	Reserved
4.	3,5,5
/2	333
# # B	+40
4	+20
₩ 5	0
, 6	-10
7	-20

When Callioperis reset, a default value of 0 is loaded into the digital skew and 1 is loaded into the analog skew fields, setting a minimum output delay for the HoC and Ho7..0 signals.

Hermes High-Bandwidth Channel

MicroUnity's Hermes high-bandwidth channel architecture is designed to provide ultra-high bandwidth communications between devices within MicroUnity's Terpsichore system architecture.

Hermes-compliant devices include one or more byte-wide input and output channels intended to operate at rates of at least 1 GHz. These channels provide a packet communication link to general devices, processors, memories, and input-output interfaces.

Hermes high-bandwidth channels employ nine signals, one clock signal and eight data signals, using differential low-voltage levels for direct communication from one device to another. The channels are designed to be arranged into a ring consisting of up to four target devices and one initiator. The channels may also be extended to permit multiple initiators in a single ring.

The Hermes interface protocol embeds read and write operations to a single memory space into packets containing command, address, data, and acknowledgement. The packets include check codes that will detect single-bit transmission errors and multiple-bit errors with high probability. As many as eight operations in each device may be in progress at a time. As many as four Hermes devices may be cascarded to expand system capacity and bandwidth.

Hermes relies upon MicroUnity's Cerberus serial bus to provide access to a low-level mechanism to detect skew in input channels, and to adjust skew in output channels. This mechanism may be employed by software to adaptively adjust for skew in the channels, or set to fixed patterns to account for fixed signal skew as may arise in device to device wiring.

<u>Architéeture Framéwork</u>

The Hermes architecture defines a compatible framework for a family of implementations with a range of capabilities. The following implementation-defined parameters are used in the rest of the document in boldface. The value indicated are for MicroUnity's first implementations.

Param eter	Interpretation	Value	Range of legal values
A	log ₂₅₆ words in logical memory space or size in bytes of a logical memory address	4	1 ≤ A ≤ 8
W	size in bytes of logical memory word	8	$1 \le \mathbf{W} \le 2^{15}$, $\log_2 \mathbf{W} \in Z$

Hermes devices have several optional capabilities, which are identified in the following table:

Highly Confidential

Capability	Meaning
Master	Capable of generating requests on output channel and receiving responses on input channel
Slave	Capable of receiving requests on input channel and generating responses on output channel
Forwarding	Capable of forwarding requests and responses from input channel to output channel
Cache	Capable of storing values previously read or written and returning these values on subsequent reads

Electrical Signalling

Each Hermes channel consists of a one byte wide data path and a single-phase, constant-rate clock signal. Both the data and clock signals are differential-pair signals. The clock signal contains alternating zero and one values transmitted with the same timing as the data signals; thus, the clock signal frequency is one-half the channel byte data rate.

Each channel runs at a constant frequency and contains no auxiliary control, handshaking, or flow-control information. The channel transmitter is responsible for transmitting all nine differential-pair signals so as to be received with minimal skew; the receiver is responsible for decoding the signals in the presence of noise and skew as may arise due to differences in the signal environment of the clock and of each data bit.

A Hermes device may be capable of responding to Hermes request packets received on a Hermes input channel. Such a device is designated a slave device, and must operate the Hermes output channel at the same clock rate as the input channel. A slave device must generate no more than a specified amount of variation in the output clock phase, relative to the input clock, over changes in system temperature or operating voltage.

A flermes device that is capable of generating Hermes request packets is designated a master device. A master device must be capable of generating the constant-frequency clock signal on the Hermes output channel and accepting signals on the Hermes input channel at the same clock frequency as is generated. In addition, a master device must accept an arbitrary input clock phase, and must accept a specified amount of variation in clock phase, as may arise due to changes in system temperature or operating voltage.


Each Hermes input or output channel requires 18 pads, and the associated Cerberus interface requires an additional 6 pads.

MU 0023482


count	pad	meaning
18	HiC, HiC_N, Hi ₇₀ , Hi ₇₀ _N	Hermes input channel
18	HoC, HoC_N, Ho ₇₀ , Ho ₇₀ _N	Hermes output channel
6	SC, SD, SN ₃ : 0 ³⁵	Cerberus interface
36c+6		total signal pads

Each Hermes input channel is terminated at a nominal 50 ohm impedance to ground. Each Hermes output channel is optionally terminated at the same impedance as the devices input channel. An adjustable termination impedance, programmable via Cerberus is recommended.

In order to provide for planar connections among Hormes devices when connected into rings, all devices must locate Hermes input channels and Hermes output channels to pin assignments which preserve the following ordering, when viewed from the top of the device die:




Hermes devices are generally designed to be placed on circuit boards face-down, so when viewed from the top of the circuit board, this becomes the ordering:



Other packaging systems may mount Hermes devices in a face-up orientation, if this is the case, all devices must be mounted in the same face-up orientation to avoid requiring vias and/or crossovers in the connections.

MU 0023484

The following is a diagram of the Hermes and Cerberus device interfaces, for a device with a single pair of Hermes channel interfaces.




		al all all all all all all all all all	_		
Electrical characteristics	MIN	TYP	MAX	UNIT	REF
Voh: H-state output voltage HoC, Hoz.o	THE STATE OF THE S	, and a second		٧	VDD
Vol: L-state output voltage Hoc, Hoz o	<i>(</i>)\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			٧	VDD
V _{IH} : H-state input voltage HiC, Hi _{7.00}	100			٧ .	VDD
VIL: Lestate input voltage HiC, Hi7.0	>			V	VDD
IOH» H-state output current Hoc, Ho76				mΑ	
Lot Lastate output current HoC, Ho70				mΑ	
Jin H-state input current HiC, Hi70				mΑ	
12: L-state input current HiC, Hi70				mΑ	
CIN: Input capacitance HiC, Hi70				pF	
Cout: Output capacitance HoC, Ho70				ρF	

Switching characteristics	MIN	TYP	MAX	UNIT
t _{BC} : HiC clock cycle time	1000			ps
t _{BCH} : HiC clock high time	400			ps
t _{BCL} : HiC clock low time	400	· ·		ps
t _{BT} : HiC clock transition time			100	ps
t _{BS} : set-up time, Hi ₇₀ valid to HiC xition	200		100	ps
t _{BH} : hold time, HiC xition to Hi ₇₀ invalid	-200		-100	ps
tos: skew between HoC and Ho70	-50		5 <u>Q</u>	ps

Logical Memory Structure

Hermes defines a logical memory region as an array of 28 blocks of size W bytes. Each access, either a read or write, references all bytes of a single block. All addresses are block addresses, referencing the entire block.



Hermes defines a logical cache for data originally contained in the logical memory region. All accesses to Hermes memory space maintain consistency between the contents of the cache and the contents of the logical memory region.

Packet Structure


Packets sent on a Hermes channel contain control commands, most commonly read or write operations, along with addresses and associated data. Other commands indicate error conditions and responses to the above commands.

When the Hermes channel is otherwise idle, such as during initialization and between packets, an idle packet, consisting of a pair of an all-zero byte and all-one byte is transmitted through the channel. Each non-idle packet consists of two bytes or a multiple of two bytes and must begin with a byte of value other than all-zero (0). All packets begin during a clock period in which the clock signal is zero, and all packets end during a clock period in which the clock signal is one.

MU 0023486


The general form of a packet is an array of bytes, without a specified byte ordering. The first byte contains a module address in the high-order two bits, a packet identifier, usually a command, in the next three bits, and a link identification number. The remaining bytes' interpretation are dependent upon the packet identifier:

4 2.7



The length of the packet is implied by the command specified by the initial byte of the packet.

The check byte is computed as odd bit-wise parity, with a leftward circular rotation after accumulating each byte. This algorithm provides detection of single-bit and some multiple bit errors with high probability (1.2.8), but no correction. As an example, the following packet has a proper check byte:



The check byte in this example is calculated as:

binary	hex	notes
01100001	61	first byte
11000010	c2	shift left circular
0000000	00	second byte
11000010	c2	xor above two rows
10000101	85	shift left circular
00100010	22	third byte
10100111	a7	xor above two rows
01001111	4f	shift left circular
00010001	11	fourth byte 🧥 🤏
01011110	5e	xor above two rows
10111100		shift left/circular//
0000000		fifth byte //
10111100		xor above two rows
01111001	79	shift left circular
10000110		sixth (check) byte
1111111		xor above two rows
1111111	# ff	shift left circular

The general interpretation of the packet command is given in the following table:

. 70	NC 40 100 24" (SE 1984 NO 200	
value	interpretation 🥒 🧪 🤻	payload
0/1/1/1/2	idle() () ()	0
1 % , «	.eintoir // " " " // // " // "	0
2	write-allocate	12
3/	write-noallocate	12
4	read-allocate	4
5	read-noaffocate 🧋 🛝 🦠	4
6	read response	8
7	write-lesponse	0

Packet command interpretation


The module address field provides for as many as four Hermes slave devices to be operated from a single channel. Module address values are assigned via either static/geometric configuration pins (not recommended) or dynamically assigned via a Cerberus configuration register.

The link identification field provides the opportunity for Hermes master devices to initiate as many as eight independent operations at any one time to each Hermes slave device. Each outstanding operation to a Hermes slave device must have a distinct link identification number, and no ordering of operations is implied by the value of the link-identification field. There is no requirement for link-identification field values to be sequentially assigned in requests or responses.

The following section provides detailed descriptions of the structure of each type of command packet.

Idle

Idle packets fill the space between other packets with an alternating zero-byte and all-ones-byte pattern. Idle packets may be dropped when received and regenerated between outgoing packets. The idle packet is formatted as follows:



The range of valid values and the interpretation of the fields is given by the following table:


field	value	Interpretation /
ma	0	Module address field must be zero.
com	Q***	Packet*is_"idle."
lid	0	Link identification number field must
check	255	Check integrity of packet transmission

ldle packet liëld Interpretation

No activity is performed upon receipt of a properly formatted idle packet.

Read Operation

Read packets cause a Hermes device to perform a read operation for the specified address, producing a data value. The value is read from cache, if one is present and the address is present in the cache. If the address is not present in cache, the value is read. A value read is placed in the cache if the command is "read-adocate"; if the command is "read-noallocate" the value is returned without copying the value into the cache. The packet format is as follows:



The range of valid values and the interpretation of the fields is given by the following table:

field	value	interpretation
ma	03	Module address.
com	4, 5	Packet command is "read-allocate" or "read-noallocate."
lid	07	Respond with link identification number id.
addr	028 A -1	Logical memory block address as specified. The least significant byte is sent first.
check	0255	Check integrity of packet transmission.

Read packet field interpretation

If the fields are valid and the specified address is within the range of the memory, the memory is read and a read response packet is generated which contains the requested data value. The "read-response" packet is formatted as follows:

malcom lid	
data70	
datasw.1,.8W-8	
check.	
Read-response packet	

The range of valid values and the interpretation of the fields is given by the following table:


field	value	interpretation	
ma 03		Module address ma as specified in read packet.	
com	6	Packet command is "read response."	
lid	07	Link identification number lid as specified in read packet.	
data	028 W -1	Data read from specified address.	
check	0255	Check integrity of packet transmission.	

Read response packet field interpretation

In order to reduce the latency of read response. Hermes devices may generate a read response packet before checking redundant information that may alter the contents of the response. If, upon checking the information, but before the last byte of the read response packet is generated, the device detects that the data was transmitted in error, the packet is "stomped" that is, marked as invalid, by transmitting a check byte that is the ones complement of the proper check byte. Such a packet must be ignored by Hermes masters and may be either ignored or suppressed by Hermes slave devices. If the redundant information indicates a correctable error, the stomped packet is followed by a read response packet which contains the corrected data

Write Operation

Write packets cause Hermes devices to perform a write operation, placing a data value into the specified address. The value is written into cache, if one is present and the address is present in the cache. If the address is not present in cache, and the command is "write-allocate", the value is written into cache. If the address is not present in cache, and the command is "write-noallocate", the value is written, leaving the cache location unchanged. The packet format is as follows:




The range of valid values and the interpretation of the fields is given by the following table:

		The state of the s
field	value	mterpretation
ma	03	Module address.
/ com	2, 3	Packet command is "write-allocate" or "write-noallocate."
lid	07	Respond with link identification number lid .
addr	028 A -1	Logical memory block address as specified. The least significant byte is sent first.
data	028 W -1	Data to be written at specified address.
check	0255	Check integrity of packet transmission.

Write packet field interpretation

If the fields are valid and the specified address is within the range of the memory, the memory is written and a write response packet is generated. The "write-response" packet is formatted as follows:



The range of valid values and the interpretation of the fields is given by the following able:

field	value	interpretation
ma	03	Module address ma as specified in write packet
com	7	Packet command is "write response."
lid	07	Link identification number lid as
check	0255	Check integrity of packet fransmission.

Write response packet field interpretation

Error Handling

The receipt of packets that do not conform to the requirements of this specification over the input channel is an error, as are any conditions internal or external to the device that prevent proper operation, such as uncorrectable memory errors. The level or degree to which an implementation detects errors is implementation defined; to the extent possible, this architecture specification recommends that all errors should be detected, but this is not strictly required. All implementations must document the level of error detection, and all detected errors must use the method described below for handling errors.

For Flermes devices, the following errors should be detected and the level of error detection for each of these errors is required to be documented:

errors detected	
invalid check byte	
invalid command	
invalid address	
uncorrectable error in cache	
uncorrectable error in device	
invalid identification number	
internal buffer overflow	
invalid module address on idle packet	
invalid identification number on idle/error packet	
invalid check byte on idle packet	

Packets received by Hermes devices may have an invalid check byte, invalid command, invalid module address, invalid address, invalid identification number, or in some implementations cause internal buffer overflow. For each such error which the implementation may detect the device causes a response explicitly indicating such a condition (error response), the packet is otherwise ignored. Also, detection of an uncorrectable error in either the cache or the device resulting from a request over a Hermes input channel results in the generation of an error response packet.

The error response packet is formatted as follows



Error response packet

The range of valid values and the interpretation of the fields is given by the following table:

field", "	value 🛚	interpretation		
ma	03	Module address identifying the source of the error response pack	ket.	
com	1	Packet is "error response."		
lid	0	Link identification number must zero.	be	
check	0255	Check integrity of packet transmission.	MU	0023494

error response packet field interpretation

Upon receipt of the error response packet, the packet originator must read the Cerberus status register of the reporting device to determine the precise nature of the error. Hermes devices reporting an invalid packet will suppress the receipt of additional packets until the error is cleared, by clearing the status register. However, such devices may continue to process packets which have already been received, and generate responses. Upon taking appropriate corrective actions and

clearing the error, the packet originator should then re-send any unacknowledged commands.

Because of the large difference in clock rate between the high-bandwidth Hermes channel and the Cerberus serial bus interface, it is generally safe to assume that, after detecting an error response packet, an attempt to read the status register via Cerberus will result in reading stable, quiescent error conditions and that the queue of outstanding requests will have drained. After clearing the status register via Cerberus, the packet originator may immediately resume sending requests to the Hermes device.

<u>Forwarding</u>

Hermes devices, whether master or slave, may have the capability to forward packets which are intended for other devices connected to a lifernes channel. For slave devices, this forwarding is performed on the basis of the contents of the module address field in the packet; packets which contain a module address other than that of the current device are forwarded. All non-idle packets which contain such module addresses must be forwarded, including error packets. For master devices, this forwarding is performed on the basis of the identifier number field in the packet; packets which contain identifier numbers not generated by the device are forwarded.

To minimize ring latency, it is generally desirable to forward these packets with minimal latency. It a packet arrives at an input channel when the output channel is in use, this latency must increase; at least a single packet buffer is required.

The size of the forwarding buffer is implementation-dependent. Avoiding the generation of an output packet if the forwarding buffer does not have room to hold an additional input packet is required, when the forwarding buffer is smaller than the number of packets which may require forwarding (generally 24 packets). However, this strategy may cause starvation as output packets may be inhibited indefinately by a stream of input packets that require forwarding. Starvation may be avoided by system-level design and configuration considerations beyond the scope of this specification.

Packets which contain a check byte error may be forwarded; however it is recommended that such packets be transmitted with a check byte containing more than one error bit, to minimize the possibility of an undetected second error. Packets which contain a "stomped" check byte may be forwarded as is, or may be ignored by a forwarding device. Note that when a packet is forwarded with minimum latency, the output channel may begin transmitting a packet before the input channel has received the entire packet: in such a case, the only available choice is to continue forwarding the packet even if a check byte error or "stomped" check byte is detected.

MU 0023495

Ring Configurations


Hermes supports a variety of ring configurations. All devices in a cascade must have the same values for A and W parameters, in order that each part may properly interpret packet boundaries. The table below summarizes the characteristics of the configurations available:

configuration	r	nasters	slaves	
	number	forwarding	number «	forwarding
master-slave pair	1	no	1	,ne
single-master ring	1	no	1-4	ÿes
dual-master pair	2	no	O. Ø.	
multiple-master single- slave ring	1-8	yes		no
multiple-master multiple- slave ring	1-8	yes	न- 4 ः १८७	yes

Hermes ting configurations


Master-slave Pair

The simplest ring consists of a single Hermes non-forwarding master device and a single Hermes non-forwarding slave device. No forwarding is required for either device as packets are sent directly to the recipient. The ring may have as many as eight transactions outstanding, each containing distinct id field values.



Single-master Ring

A single master ring may contain a cascade of up to four Hermes slave devices. The cascade of devices will have the same or greater bandwidth as a single device, but more latency. Each Hermes slave device must be configured to a distinct module address, and each slave device must forward packets that contain module address fields unequal to their own.




Packets are explicitly addressed to a particular Hermes device; any packet received on a device's input channel which specifies another module address is automatically passed on via its output channel. This mechanism provides for the serial interconnection of Hermes devices into strings, which function identically to a single device, except that a string has larger capacity and longer response

1 3/

latency. Each slave device may have as many as eight transactions outstanding, each containing distinct id field values.


Dual-master Pair

A dual master pair consists of two master devices and no slave devices. Each master device may initiate read and write operations addressed to the other, and each may have up to eight such transactions outstanding. No forwarding is required for either device as packets are sent directly to the recipient.




Multiple-master Single-slave Ring

A multiple-master ring may contain multiple master devices and a single Hermes slave device, provided that the master devices arrange to use different id values for their requests. Each master may use a share of the eight transactions. Master devices must forward packets not specifally addressed to them, as designated by the values in the id field. The slave device need not forward packets, as all input packets are designated for the slave device.



Multiple-master Multiple-slave Ring

A multiple master ring may contain multiple master devices and as many as four Hermes slave devices, provided that the master devices arrange to use different id values for their requests. Each slave may have up to eight transactions outstanding, and each master may use a share of those transactions. Master devices must forward packets not specifally addressed to them, as designated by the values in the id field. Slave devices must forward packets not specifically addressed to them, as designated by the value of the ma field.



In general, a received packet which is interpreted as a command causes a response packet to be generated. The latency between the end of the request packet and the beginning of the response packet is affected by the processing and forwarding of other packets, by the presence or absence of the requested word in

the cache, as well as implementation-dependent device parameters and characteristics.

With full knowledge of the cache state, configurable parameters and implementation-dependent characteristics, a Hermes master may completely model the latency of responses. However, dependence on such characteristics is not recommended, except for testing and characterization purposes.

A Hermes master must have the capability to detect a time-out condition, where a response to a request packet is never received. The length of the time-out is implementation-defined, and dependent upon the implementation of the Hermes slave devices, so it is recommended that this time-out be long enough to accommodate variation in the design of Hermes slave devices or be configurable to permit recovery in a minimum implementation-dependent delay.

Cerberus Registers

The Hermes channel architecture builds upon the Cerberus serial bus architecture. Only the specific requirements of Hermes-compliant devices are defined below.

Hermes requires that the values of A and log W be made available in the high-order byte of the first architecture description register as indicated below.

The format of the register is described in the table below. The octlet is the Cerberus address of the register; hits indicate the position of the field in a register. The value indicated is the hard-wired value in the register for a read/only register, and is the value to which the register is initialized upon a reset for a read/write register. If a reset does not mitialize the field to a value, or if initialization is not required by this specification, a *is placed in or appended to the value field. The range is the set of legal values to which a read/write register may be set. The interpretation is a brief description of the meaning or utility of the register field; a more comprehensive description follows this table.

ociler	Dits	field name	Value	range	interpretation
/**\4*\\	6360	W A	4	115	size of a Hermes address
	5956	log ₂ W	3	015	size of a Hermes word
	550	not specified	1		not specified by Hermes architecture

Architecture Description Registers

The architecture description registers in octlets 4 and 5 comply with the Cerberus specification and contain a machine-readable version of the architecture parameters: A, W described in this document.

MU 0023498

Cerberus Serial Bus

MicroUnity's Cerberus serial bus architecture is designed to provide bootstrap resources, configuration and diagnostic support for MicroUnity's Terpsichore system architecture.


The Cerberus serial bus employs two signals, both at TTL levels, for direct communication among as many as 2⁸ devices. One signal is a continuously running clock, and the other is an open-collector bidirectional data signal. Four additional signals provide a geographic 8-bit address for each device. A gateway protocol and optional configurable addressing each provide a means to extend Cerberus to as many as 2¹⁶ buses and 2²⁴ devices.

The protocol is designed for universal application among the custom chips used to implement the Terpsichore system architecture. It is also designed to be compatible with implementations embodied in FPGA parts, such as those made by Xilinx, Altera, Actel and others. Such FPGA parts may be used to adapt the Cerberus protocol in a minimum of logic to attach small serial bus devices, such as those made by Dallas Semiconductor (FEPROM, serial number parts), ITT (IMB bus), Signetics (I²C bus). It is also a goal that such FPGA parts can be used to adapt the Cerberus protocol to communication over EII 232/422/423/485 links to existing systems for the purposes of system development, manufacturing test and configuration, and manufacturing rework.

The Cerberus serial bus is used for the initial bootstrap program load of Terpsichore; the bootstrap ROM connects to Terpsichore via Cerberus. Because the Cerberus must be operational for the fetch of the first instruction of Terpsichore, the bus protocol has been devised so that no transactions are required for initial bus configuration or bus address assignment.

Electrical Signalling

The diagram below shows the signals used in Cerberus.



The SC signal is a continuously running clock signal at TTL levels. The rate is specified as 20 MHz maximum, 0 (DC) minimum. The SC signal is sourced from a single point or device, possibly through a fan-out tree, the location of which is unspecified.

The actual clock rate used is a function of the length of the bus and quality of the noise and signal termination environment. The amount of skew in the SC signal between any two Cerberus devices should be limited by design to be less than the skew on the SD signal.

The SD signal is a non-inverted open-collector (0 = driven = low) 1 = released = high) bidirectional data signal, at TTL levels, used for all communication among devices on Cerberus.

One of several termination networks may be used on this signal, depending upon joint design targets of network size, clock rate, and cost. One of the simplest schemes employs a resistive pull-up of the equivalent of 220 Ohms to 3.3 Volts above Vss. A more complex termination network, such as termination networks including diodes, or the "Forced Perfect Termination" network proposed for the SCSI-2 standard may be advantageous for larger configurations. Termination voltages as high as 3.3 V are permitted.

The following table specifies parameters that must be met by Cerberus-compliant devices. Voltages are referenced to Vss.

Recommended operating conditions	MIN	NOM	MAX	UNIT
Operating free-air temperature	0		70	C

Electrical characteristics	MIN	TYP	MAX	UNIT
Vol: L-state output voltage	0		0.5	V
V _{IH} : H-state input voltage SD	2.0		V ₁ +0,5	V
VIH: H-state input voltage SC, SN ₃₀	2.0		5.5	V
VIL: L-state input voltage	-0.5		0.8	V
IOL: L-state output current ⁴⁸			16	mΑ
Ioz: Off-state output current ⁴⁹	-10		10	μÄ
Cout: Output Capacitance	. /		4.0	pF

Switching characteristics	. 18 18 18	MIN	TYP.	MAX	UNIT
t _C : SC clock cycle time		50,	. "		ns
tch: SC clock high time		20 🖑			ns
tcl: SC clock low time	100	20			ns
t _T : SC clock transition time				5	ns
ts: set-up time, SD valid to SC is		O>>			ns
t _H : hold time, SC rise to SD inva		. ()	#W V	1	ns
ton: SC rise to SD valid		5& 💸		V	ns

Geographic addressing

The objective of the geographic addressing method in Cerberus is to ensure that each device is addressable with a number which is unique among all devices on the bus and which reflects the physical location of the device, so that the address remains the same each time the system is operated.

When a system requires at most 16 devices, the geographic addressing method permits the assignment of addresses 0 through 15 by directly wiring the low-order bits of the address in binary code using input signals SN_{3..0}. For these purposes, wiring to a logic high (H) level supplies a value of 1, and wiring to VSS or logic low (L) level supplies a value of 0.

Highly Confidential

⁴⁷Cerberus recommends, but not require, compliant devices be able to sustain input levels provided by 5V TTL-compatible devices on the SC and SN_{3.0} inputs.

⁴⁸Devices which fail to comply with the low-state output current specification may operate with Cerberus-compliant devices, but may require changes to the termination network. System designers should evaluate the effect that limited drive current will have on the worst-case Low-state signal level.

state signal level.

49 Devices which fail to comply with the off-state output current specification may operate with Cerberus-compliant devices, but may limit the number of devices which may co-exist on a single Cerberus bus. System designers should evaluate the effect that additional leakage current will have on the worst-case High-state and Low-state signal levels.

The table below indicates the wiring pattern for each device address from 0 through 15:

Device address	Binary code	SN ₃	SN ₂	SN ₁	SN ₀
0	00000000	L	L	L	L
1	00000001	L	L	L	Н
2	00000010	L	L	Н	L
3	00000011	L	L	H 🦠	Н
4	00000100	L .	Н	L	L
5	00000101	L	Н	~# W	Н
6	00000110	L	H		L
7	00000111	L	H	H	Н
8	00001000	Н	(L //)		L
9	00001001	H	L.V		Н
10	00001010	H // 💘	4.3	. Н	L,
11	00001011	H	*/* ********************************	H	H
12	00001100	⊘ F€	W H	L	L
13	00001101	M N	**************************************		Н
14	00001110	A H		_ # H	L
15	00001114		(//H	₩	H

An extension of this method is used for the assignment of addresses 0 through 255 when a system requires more than 16 devices, up to 28 devices. Additional code combinations are made available by wiring each of the same input signals SN_{3.0} as before to one of four signals: the two described above II and H, and two additional signals, a buffered copy of the SC signal and an inverted copy of the SC signal (SC_N). Since there are four SN signals, each wired to one of four values, 4^4 =28=256 combinations are possible


The wiring pattern is constructed using the algorithm: If the desired device address is the value N, for each input signal SN_x , where x is in the range 3..0, wire SN_x to one of the four signals L, H, SC, or SC_N , according to the following table, depending on the value of bit 4+x and bit x of N.

N _{4+x}	N _x	SN _x
0	0	L
0	1	Н
1	0	SC
1	1	SC_N


The table below indicates the wiring pattern for some device addresses:

Device address	Binary code	SN ₃	SN ₂	SN ₁	SN ₀ -
16	00010000	· L .	L	L	SC .
. 17	00010001	L	L	L	SC_N
18	01001000	L	L	Н	SC
19	00010011	L	L	Н	SC_N
•••				•	
29	00011101	Н	Н	L	SC_N
30	00011110	Н	Н	.44	SC
31	00011111	Н	Н	.∕%H%*	SC_N
32	00100000	L	L	SC	L
33	00100001	L	. 🖏 L 🥒	N SØ,	Н
34	00100010	L	L	/ SCN/	L
254	111111110	SC_N	SON"	"SC_N	SC
255	11111111	SC_N	₹	SC_N	SC_N

The diagram below shows the waveform of the SC signal and the four signals that each of the SN_{3..0} inputs may be wired to



The values shown in the diagram above are decoded using four copies of the following logic, one for each value of x in the range 3..0:



The NU and NL values are combined together in the order



to construct an 8-bit device number by which operations are addressed.

Bit-Level Protoco

MU 0023504

The communication protocol rests upon a basic mechanism by which any device may transmit one bit of information on the bus, which is received by all devices on the bus at once. Implicit in this mechanism is the resolution of collisions between devices which may transmit at the same time.

Each transmitted bit begins at the rising edge of the SC signal, and ends at the next rising edge. The bit value is sampled by all devices at the next rising edge of the SC signal, thus permitting relatively large signal settling time on the SD signal, provided that skew on the SC signal is adequately controlled.

The transmission of a zero (0) bit value on the bus is performed by the transmitter driving the SD signal to a logical-low value. The transmission of a one (1) bit value on the bus is performed by the transmitter releasing the SD signal to attain a logical-high value (driven by the signal termination network). If more than one device attempts to transmit a value on the same clock period (of the SC signal), the resulting value is a zero if any device transmits a zero value, and is a one if all devices transmit a one value. We define the occurrence of one or more devices transmitting a zero value on the same clock cycle where one or more devices transmit a one value as a collision.


Because of this wired-and collision mechanism, if a device transmits a zero value, it cannot determine whether any other devices are transmitting at the same time. If a device transmits a one value, it can monitor the resulting value on the SD signal to determine whether any other device is transmitting a zero value on the same clock cycle. In either case, if two or more devices transmit the same value on the same clock cycle, neither device, in fact, no device on the bus can detect the occurrence, and we do not define such an occurrence as a collision.

This collision mechanism carries over to the higher levels of the protocol, where if two or more devices transmit the same packet or carry on the same transaction, no collision occurs. In such cases, the protocol is designed so that the transaction occurs normally. These transactions may occur frequently if two identical devices are reset at the same time and each initiates bus transactions, such as two processors each fetching bootstrap code from a single shared ROM device.

Packet Protocol


The packet protocol uses the bit level mechanism to transmit information on the bus in units of eight bits or a multiple of eight bits, while resolving potential collisions between devices which may simultaneously begin transmitting a packet. The transmission provides for the detection of single-bit transmission errors, and for controlling the rate of information flow, with eight-bit granularity. The protocol also provides for the transmission of a system level reset.

Each packet transmission begins with a single start bit, in which SD always has a zero (driven) value. Then the bits of the first data byte are serially transmitted, starting with the least-significant bit. After transmitting the eight data bits, a parity bit is transmitted. It transmission continues with additional data, a single one (released) bit is transmitted, immediately followed by the least-significant bit of the next byte, as shown in the figure below.




MU 0023505


Otherwise, on the cycle following the transmission of each parity bit, any device may demand an additional delay of two cycles to process the data by driving the SD signal (to a zero value) and then, on the next cycle releasing the SD signal (to a one value), making sure that the signal was not driven (to a zero value) by any other device. Further delays are available by repeating the pattern of driving the SD signal (to a zero value) for one cycle and releasing the SD signal (to a one value) for one cycle, and ensuring that the signal has been released. Additional bytes are transmitted immediately after the bus has been one (released) on the "d" (delay) clock cycle, without additional start bits, as shown in the figure below.



Any Cerberus device may abort a transaction, usually because of a detected parity error or a deadlock condition in a gateway, by driving the SD signal (to a zero value) on the "d" (delay) and the "a" (abort) cycles, as well as the next ten cycles, for a total of 12 cycles. The additional ten cycles ensure that the abort is detected by all devices, even under the adverse condition where a single-bit transmission error has placed devices into inconsistent states. Each device that detects an abort drives the SD signal (to a zero value) for ten cycles after its "a" (abort) cycle state, so in the most adverse case, an abort may have devices driving the bus to as many as 22 consecutive cycles. The figure below shows a typical (12 cycle) transaction abort, followed by an immediate ze-transmission of the transaction.




Any Cerberus device may reset the Cerberus bus and all Cerberus devices, by driving the SD signal (to a zero value) for at least 33 cycles. This is sufficient to ensure that all devices receive the reset no matter what state the device is in prior to the reset. Transmission may resume after the SD signal is released (to a one value) for two cycles, as shown in the figure below.



MU 0023506

The state diagram below describes this protocol in further detail:




The table below describes the data output and actions which take place at each state in the above diagram. The next state for each state in the table is either column go-0 or go-1, depending on the value of the in column.

state	Cut	1:5	1 aa 0	a ± 43	4.2% at
-		in	go-0		action
S	S	İs	0	s 🔻	s = 0 iff transmit first byte. Must wait in this
1		ļ			state one cycle (with s=1) if transmitting a
<u> </u>	ļ	ļ., ,			new transaction
0	do	{¹0 ू ﴿	[1 🔅 🔻	<i>J</i>	bit 0 (LSB) of deta If do &~ io, lose
<u></u>					arbitration.
1	d ₁	14.	2 🖏	². [∞] ∢	bit I of data. If da &~ I lose arbitration.
2	d ₂	12	3	3,//	Bit 2 of data. If do & 2, lose arbitration.
3	dз	i3 🥒	4	4	bit 3 of data. If 03 %~ i3, lose arbitration.
4	d ₄	j4(🔌	5	5	bil 4 of data. 16 d4 &~ i4, lose arbitration.
5	d5 🥒	715 🖠	6	6 /	bit 5 of data 16d5 &~ i5, lose arbitration.
6	d6	ie	7	7	bit 6 of data If d ₆ &~ i ₆ , lose arbitration.
7	ď ₇ ∕‱	i ₇	þ	Ď 🦠	bit 7 (MSB) of data If d7 &~ i7, lose
					arbitration.
PA W	Ď	Paris	d	d	$p = \sim ^{1}_{70}$ (odd parity); abort if p^{1}_{p} .
d a	d	id	a	s/0	d = 0 iff transmit delay, abort, or reset. If
*					id=1, go to state 0 if not last byte of packet:
					else state s.
а	а	i _a	g	đ	$a = 0$ iff transmit abort or reset. If $i_a = 0$,
					abort transaction.
g	0	N/A	g/r	N/A	stay in state g 10 times, then go to state r.
r	r	İr	r	S	$r = 0$ iff transmit reset. If $i_r = 0$ and have
					been in this state 12 times, reset device.

In order to avoid collisions, no device is permitted to start the transmission of a packet unless no current transaction is underway. To resolve collisions that may occur if two devices begin transmission on the same cycle, each transmitting device must monitor the bus during the transmission of one (released) bits. If any

of the bits of the byte are received as zero (driven) when transmitting a one (released), the device has lost arbitration, and must transmit no additional bits of the current byte or transaction.

A device which has lost the arbitration of a collision, or has suffered the occurrence of a transaction abort, may retry the transmission immediately after the transmission of the last byte of the current transaction, as shown in the figure below.




All other devices must wait one additional SC (clock) cycle before transmitting another message, as shown in the figure below. This ensures that all devices which have collided perform their operations before another set of devices arbitrate again.



All initiator-capable devices must enforce a time-out limit of no more than 256 idle clock cycles between the packets of a transaction. After seeing this many idle clock cycles, at some time within the next 256 clock cycles, such devices must abort the current transaction transmitting a time-out packet, which consists of two bytes of zeroes.

Slow devices may require more cycles between the transmission of packets in a transaction than are permitted as idle clock cycles. Such devices may avoid the time out limit by delaying the completion of the transmission of the previous packet until the idle time is less than the time-out limit, as shown in the figure below. In this way, devices of any speed may be accommodated.



It is necessary that initiator-capable and other devices cooperatively avoid collisions between the time-out packet and transaction responses. The responsibility of the initiator devices is to inhibit transmission of a time-out packet if, before the time-out packet can be transmitted, some device begins transmitting, even if such a transmission begins after 256 idle clock cycles have elapsed. If the design of a target device ensures that no more than 256 idle clock cycles elapse between packets of a transaction, it need not be concerned of the possibility of a

有心情

Posts.

collision during the transmission of a response packet. Otherwise, the responsibility of the target devices is to inhibit transmission of a response if some other device begins transmitting a time-out packet after at least 256 idle clock cycles have elapsed.

A device which requires delay after an aborted transaction or a reset may cause such a delay by forcing the delay bit after the first byte of the immediately following transaction, as required. If in such a case, the device cannot keep a copy of the first byte of the transaction, it may force the transaction initiator to retransmit the byte by aborting that following transaction after a suitable delay has been requested.

Transaction Protocol

A transaction consists of the transmission of a series of packets. The transaction begins with a transmission by the transaction initiator, which specifies the target net, device, length, type, and payload of the transaction, request. If the type of the packet is in the range 128..255 the target device responds with an additional packet, which contains a length and type code and payload. The transaction terminates with a packet with a type field in the range 0..127, otherwise the transaction continues with packet transmission alternating between transaction initiator and the specified target.

The general form of an initial packet is

The general form of subsequent packets is:

L T po p1 pL1

MU 0023509

The range of valid values and the interpretation of the bytes is given by the following table:

Field	Value	Interpretation
rielu		
n ₀ , n ₁	02 ¹⁶ -1	network address of target, relative to network address of transaction initiator. Value is zero (0) if target is on same bus as transaction initiator.
de	0255	device address, in this case, an absolute value, i.e., not relative to device address of transaction initiator.
L	0255	payload length, or number of bytes after transaction code (T)
T	0255	transaction code: If the transaction code is in the range of 0, 127, the transaction is terminated with this packet If the transaction code is in the range of 128, 255, the transaction continues with additional packets.
po,p1,pL-1_@	0, 255 /	Payload of transaction.

general transaction byte interpretation

The valid transaction codes are given by the following table:

11/10/11		20795 400.		
mnemonic 🦠	L	₹ % ;	interpretation	
te	0.	O _N	transaction error: bus timeout,	
	W/ . ()	***/	invalid transaction code, invalid	
			address	
tc. 💖	0	1	transaction complete: normal	İ
			response to a write operation	
/ d8	8/	2 3127	data returned from read octlet	
		3127	reserved for future definition	
w8	10	128	write octlet	MU 0023510
№ 18	2	129	read octlet	MIC CO
		130255	reserved for future definition	

general transaction byte interpretation

All Cerberus devices must support the transaction codes: te, tc, d8, w8, and r8.

All Cerberus devices monitor SD to determine when transactions begin and end. A transaction is terminated by the completion of the transmission of the specified number of payload bytes in a transaction with code in the range 128..255, or by the transmission of an abort sequence. For purposes of monitoring transaction boundaries, only the L byte is interpreted; the value of the T byte (except for the high order bit) must be disregarded. This is of particular importance as many transaction codes are reserved for future definition, and the use of such

transaction codes between devices which support them must be permitted, even though other devices on the Cerberus bus may not be aware of the meaning of such transactions. A Cerberus device must permit any value in the L byte for transactions addressed to other devices, even if only a limited set of values is permitted for transactions addressed to that device.

Transactions addressed to a device which does not provide support for the enclosed transaction code or payload length should be aborted by the addressed target device.

The selection of the payload length L and transaction code T to the transaction error packet is of particular note. Because the value of all information bits of the packet is zero, it is guaranteed that a device which transmits this packet will have collision priority over all others.

Write Octlet

The "write octlet" transaction causes eight bytes of data to be transferred from the transaction initiator to the addressed target device at an octlet-aligned 16-bit device address. The transaction begins with a request packet of the form:

no n₁ de 10 w8 Ao Ai Do Di D₂ D₃ D₄ D₅ D₆ D₇


The normal response to this request is of the form:

0 tc

The error response to this request is of the form:

0 te

The 16-bit device address is interpreted as an octlet address (not a byte address) and is assembled from the A₀ and A₁ bytes as (most significant byte is transmitted first):



MU 0023511

The data to be transferred to the target device is assembled into an octlet as (most significant byte is transmitted first):

(63 56	3 55	48	47	40	39	32	31	24	23	16	15	8	7	- 0
	Do		D ₁	D	2		D ₃)4)5	E	6		D ₇
	8		8	8			8		8 ·	, ,	8		ß		8

Side-effects due to the alteration of the contents of the octlet at the specified address are only permitted if the transaction completes normally. In the event that the write octlet transaction is aborted at or prior to the transmission of the A_1 byte, the target device must make no permanent state changes. If the transaction

For evaluation only

299 microunity confidential

is aborted at or after the transmission of the $\mathbf{D_0}$ byte, the contents of the octlet at the specified address is undefined. If alterations of the contents normally would cause side-effects in the operation of the Cerberus device or side-effects on the contents of other addressable octlets in the device, these side-effects must be suppressed.

If the addressed target device is not present on the Cerberus bus, the transaction will proceed to the point of transmitting the octlet data and then stop until the idle time-out limit is reached. At that point, one or more initiator-capable devices will generate an error response packet.

If the addressed target device is present on the Cerberus bus, but the 16-bit device address is not valid for that device, the target must generate an error response packet.

Read Octlet

The "read octlet" transaction causes eight bytes of data to be transferred to the transaction initiator from the addressed target device at an octlet-aligned 16-bit device address. The transaction begins with a request packet of the form:


The normal response to this request is of the form:

The error response to this request is of the form:

The 16-bit device address is interpreted as an octlet address (not a byte address) and is assembled from the A₀ and A₁ bytes as (most significant byte is transmitted first):

MII 0023512

The data to be transferred to the target device is assembled into an octlet as (most significant byte is transmitted first):



Regardless of whether the transaction completes, the read octlet transaction must have no side-effects on the operation of the Cerberus device or the contents of other addressable octlets.

If the addressed target device is not present on the Cerberus bus, the transaction will proceed to the point of transmitting the octlet address and then stop until the idle time-out limit is reached. At that point, one or more initiator-capable devices will generate an error response packet.

If the addressed target device is present on the Cerberus bus, but the 16-bit device address is not valid for that device, the target must generate an error response packet.

Dedicated Octlets

Certain octlet addresses are assigned by which all Cerberus devices may be identified as to device type, manufacturer, revision, and by which devices may be individually reset and tested. All or part of octlet addresses Ø.7 are reserved for this purpose.

octlet 6	3 56 55 48 47 40 39 32 31 24 23 16 15 8 7 0									
0	identify architecture									
1 [identify implementation									
2	identify manufacturer									
3 L	identify serial number									
45	identify architectural features and options									
6	specify operating modes									
7	report operating status									
8 2 ¹⁶ -1	not specified by Cerberus									
	8 8 8 8									

The octlets at addresses 0 through 3 identifies the company which specifies the device architecture (e.g. MicroUnity) the device architecture (e.g. Mnemosyne, Terpsichore Calliope), the implementer (e.g. MicroUnity, partner), the device implementation and manufacturer and manufacturing version (e.g. 1.0,1.1,2.0), and optionally a unique device serial number. Addresses 0 through 2 are read/only; an attempt to write to these addresses may cause either a normal termination or an error response. Address 3 may be read/only or read/write.

		,
et <u>63</u>	<u>;</u>	16 15
	architecture code	architecture revision
	implementor code	implemento revision
	manufacturer code	manufacture revision
	serial number	configurable address
	. 48	16

Highly Confidential

The octlet at address 0 contains an architecture code and revision identifier. The architecture code and revision identifies each distinctly designed architecture version of a device. Normally, a change in the upper byte of the revision indicates a change in which features may have changed. A change in the lower byte of the revision signifies a change made to repair design defects or upward-compatible revisions.

The architecture code is a unique 48-bit identifier, comprised of the concatenation of a 24-bit unique company identifier⁵⁰, and a 24-bit value specified by the designated company. This code must not duplicate 48-bit identifiers specified for this purpose, or for other purposes, including use of unique identifiers for implementation codes, manufacturing codes, or in IEEE 1212, of IEEE 802. IEEE 802 48-bit identifiers are specified in terms of a binary ordering of bits on a single line; for Cerberus, the ordering which is appropriate that labelled "CSMA/CD and Token Bus," where bits are driven onto Cerberus with the least-significant bit of each byte first.

MicroUnity's architecture codes are specified by the following table:

	Code number
Mnemosyne M	
	0x00 40 a3 24 69 93
Calliope 🥒 🦠 🐧	0x00 40 a3 92 b4 49

Refer to the designated architecture specification for architecture revision codes.

50 Company identifiers are a 24-bit value assigned by authority of the IEEE. Ask for a 'unique company identifier' for your organization:

Registration Authority for Company Identifiers
The Institute of Electrical and Electronic Engineers

449 Hoes Eane Piscataway NJ 08855-1331

(908) 562-3812

MicroUnity's unique company identifier is: 0000 0000 0000 0010 1100 0101. Only MicroUnity may assign unique 48-bit identifiers that begin with this value. Others may assign 48-bit identifiers that begin with a 24-bit company identifier assigned by authority of the IEEE.

MicroUnity will, upon request, supply unique 48-bit identifiers for architectures, implementors, or manufacturers of designs which are fully compliant with the Cerberus Serial Bus Architecture. For assignment of identifiers, contact MicroUnity:

Craig Hansen, Chief Architect
Registration Authority for Unique Identifiers
MicroUnity Systems Engineering, Inc.
255 Caspian Drive
Sunnyvale, CA 94089-1015
Tel: (408) 734-8100

Tel: (408) 734-8100 Fax: (408) 734-8136 MU 0023514

The octlet at address 1 contains an implementation code and revision identifier. The implementation code and revision identifies each distinctly designed engineering version of a device. The implementation code is a unique 48-bit identifier, as for architecture codes. Normally, a change in the upper byte of the revision indicates a change in which features may have changed, or in which all mask layers of a device have been modified. A change in the lower byte of the revision signifies a change made to repair design defects or in which only some mask layers of a device have been modified.

Refer to the designated architecture specification for the values of the implementation code and revision fields.

The octlet at address 2 contains a manufacturer code and revision identifier. The manufacturer code and revision identifies each distinct manufacturing database of an implementation. The manufacturer code is a unique 48 bit identifier, as for architecture codes. Changes in the manufacturer revision may result from modifications made to any or all mask layers to enhance yield or improve expected device performance.

Refer to the designated architecture pecification for the values of the manufacturer code and regision fields.

The octlet at address 3 optionally contains a unique device serial number or random number and optionally contains a configurable address register. If the octlet does not contain a serial or random number, it must contain a 64-bit zero value.

If the octlet contains a unique device serial number, it must be a unique 48-bit value, as for architecture codes.

If the octlet contains a random number, it must be a value chosen from a uniform distribution, selected whenever the device is reset.

The optional configurable address register permits a system design in which some devices are set to identical Cerberus device addresses at system reset time, and dynamically have their addresses moved to unique addresses by some Cerberus device. The configurable address register must be set to the address designated by the SN_{3..0} pins whenever the device is reset. A device which implements the configurable address capability must also implement either a unique device serial number or a random number, must implement the arbitration mechanism during responses from read-octlet requests, and must ensure that all devices which are originally set to the same address at reset time respond to a read-octlet with identical latency. An initiator device on Cerberus may set the configurable address register by reading the entire octlet at address 3, reading both the serial/random number and the configurable address register. By the use of the bitwise arbitration mechanism, only one device completes the read-octlet response packet. Then, the initiator device writes a value to octlet address 3, where the first 48 bits of the value written must match the value just read. All target devices then examine the first 48 bits of the value written, and only if the value matches the

Highly Confidential

contents of the serial/random number on the device, uses the last 16 bits⁵¹ to load into the configurable address register. The initiator will repeat this process until there are no more devices at the original/reset address, at which time a bus time-out occurs on the read-octlet transaction.

The octlets at addresses 4 and 5 contain architecture parameters. Values are device-architecture-dependent and implementor-independent; refer to the designated architecture specification for information. Addresses 4 and 5 are read/only; an attempt to write to these addresses may cause either a normal termination or an error response.

octlet	63		0_
4	architecture parameters	not specified by Cerbe	rus
5	architecture parameters	not specified by Cerbe	rus
	800	C.4	

Octlet 6 designates overall device settings: Values in address 6 are changed only by external devices and not by the device itself; this register is read/write. Two bits of the first byte have standard meaning for all Cerberus devices. Bits 61..0 are not specified by Cerberus except by the restriction that these values are changed only by external devices not by the device itself; refer to the designated architecture specification for information.

Writing a one to bit 63 r, of octlet 6 causes the device to perform a device circuit reset, which is equivalent to the reset performed by driving the SD signal (to a zero value) for 30 or more cycles, and sets the device to an initial state in which previous device state may be lost previous control settings may be lost and variable power settings are set to a minimal functional value, after which bits 63 and 62 of the status register below are set (to ones).

Writing a one to bit 62 c of order o causes the device to perform a device logic clear, which initializes the device to a known, quiescent, initial state, in which previous device state may be lost, but does not affect control register settings related to variable power settings, after which bits 63 and 62 of the status register below are set (to ones).

Writing a one to bit 61, s, of octlet 6 causes the device to perform a self-test, after which previous device state may be lost, and after which bit 62 of the status register below is set (to one) if the self-test yields satisfactory results. Bit 63 of the status register below is set (to one) at the end of the self-test.



⁵¹A 16-bit field provides for the possibility of configuring devices which respond to addresses directly that have net numbers set, thereby blurring the dividing line between Cerberus net addresses and device addresses. Gateway designers might want to consider this possibility.

Highly Confidential

Octlet 7 designates device status. Values in address 7 are normally modified only by the device itself, except when an external device may clear status or error conditions; this register is read/write. However, the only valid data which can be written to this register is a zero value, which clears any outstanding status or error reports. Two bits of the first byte have standard meaning for all Cerberus devices. Bits 61..0 are not specified by Cerberus except by the restriction that these values are modified only by the device itself except for clearing by an external device; refer to the designated architecture specification for information.

Bit 63, c, of octlet 7 indicates whether the device has completed reset, clear, or self-test.

Bit 62, s, of octlet 7 indicates whether the device has successfully completed reset, clear, or self-test.




Octlets at addresses 8..216.1 are not pecified by Cerberus. Refer to the designated architecture specification for information.

<u>Gateways</u>

The Cerberus bus may be extended into a network of buses using a gateway. Gateways connect between buses that use the wired and signalling protocol described above. A gateway attaches to a local Cerberus bus and receives and retransmits bus requests and responses over a linkage to other gateways, thereby reaching to additional Cerberus buses. This document does not specify the protocol used to link gateways.

The diagram below shows a gateway network connecting several Cerberus buses:



MU 0023517

Each Cerberus bus in a Cerberus network may, for specification purposes, be assigned a unique network number, in the range 0..2¹⁶-1. These network numbers never appear directly in Cerberus device addresses, as the target network byte specified in the request packet of a Cerberus transaction contains only a relative net number: the target net either minus, or xor'ed with, the initiator net. Thus, the relative target network address is always zero when the initiator and the target are on the same Cerberus bus, and is always non-zero when they are on different buses.

A Cerberus bus permits only one transaction to occur at a time. However, a Cerberus network may have multiple simultaneous transactions, so long as the target and initiator network addresses are all disjoint. In more precise terms, the network addresses must satisfy the relations:

target; ≠ initiator; target; ≠ target; initiator; ≠ initiator;, for all; ≠ j. MU 0023518

A Cerberus network may set more restrictive conditions for simultaneous transactions by its internal design, as required by limits of performance or bandwidth of the gateway network. When these conditions are not satisfied, one or more transactions may be selected to be aborted on the local Cerberus bus on which they are initiated by any fair-scheduling mechanism.

Each local Cerberus bus is connected to the gateway network by exactly one gateway. When a request packet of a transaction is received by a gateway on a local Cerberus bus, the first byte of the packet specifies a net number. If this byte is non-zero, the gateway, which we will designate the initiator gateway, must carry this transaction across the gateway network. This number is interpreted as a signed byte, relative to the initiator gateway, and specifies a gateway to be the target of the transaction, which we will designate the target gateway. We will refer to the local Cerberus bus to which the initiator gateway is attacked as the initiator bus, and the bus to which the target gateway is attacked as the target bus.


The request packet is carried via the initiator gateway, through the gateway network, to the target gateway, which then re-transmits the packet on the target bus. When the request packet is re-transmitted on the target bus, the network number byte is zero, designating a target on the target bus. The initiator gateway may delay transmission of the request packet on the initiator bus as required to limit or manage the flow of information through the gateway network, between each byte of the request packet. The initiator gateway must also delay transmission at the end of the last byte of the request packet in order to ensure that packet aborts on the target bus are propagated back to the initiator bus. The initiator gateway must also ensure that a target device which responds just barely within the time-out limit on the target bus does not cause a time-out on the initiator bus, generally by asserting a delay on the initiator bus until this condition can be assured.

When a response packet is generated on the target bus (which may be from either the addressed target or some time-out generator), the packet is carried in the reverse direction by the gateway network. This response and any further packets are carried until the end of the transaction. The contents of the response and further packets are not changed by the gateway network.

When a local Cerberus bus reset is received by a gateway, the reset is carried by the gateway network and each other gateway then re-transmits a reset transaction on all other local buses.

<u>Repeater</u>

A Cerberus bus may be extended by inserting repeaters. A repeater electrically separates two segments of a Cerberus bus, but provides a transparent linkage between these two segments. Using a repeater is advantageous when the capacitive load or clock skew between Cerberus devices on a large bus would require a reduction in the clock rate. The system designer must ensure that device addresses remain unique across what is logically a single serial bus.



Generally, a repeater will repeat each request packet seen on one side of the repeater on the other side, with a delay of at least one clock cycle. If two transactions appear nearly simultaneously on each side of the repeater, the repeater must abort one of the transactions and permit the other to be repeated. This arbitration must be performed fairly, such as by alternating which side of the repeater is preferred on consecutive collisions.

A simple repeater continues until the end of the transaction by repeating the response packets, which may appear on the same or opposite side as the original request packet of the transaction.

If the topology of the Cerberus is constructed so that only target devices exist on one side of the repeater, the design may be simplified by the elimination of the arbitration function. In such a case, transactions may only originate from the side designated to contain initiator-capable devices.

A more sophisticated repeater may "learn" which addresses are on each side of the repeater, and only repeat transactions which need to cross the repeater to be completed. Alternatively, a repeater may be constructed with knowledge of the


For evaluation only

-307____microunity confidential


addresses to be placed on each side, such as addresses 0..127 on one side and addresses 128..255 on the other, again permitting the selective repeating of packets across the repeater.

Synchronous Repeater

A very simple form of repeater may be employed to divide up the capacitive and leakage load on the SD signal of a Cerberus bus into two or more segments, when a common SC clock reference is used.




The synchronous repeater samples each electrically-isolated segment of a logically-single Cerberus bus on the falling edge of each SC clock cycle, then broadcasts the logical AND of all the values on each segment during the SC clock low period.



Far large networks, this repeater improves performance by dividing up the RC delay by a factor of n, though two bus settling periods now occur on each SC clock period, so the speedup is approximately $\frac{n}{2}$.

This circuit can be economically implemented using a single TTL '621 part and a pull-up resistor:




<u>Icarus Interprocessor Protocol</u>

MicroUnity's Icarus interprocessor protocol uses Hermes high-bandwidth channels to connect Terpsichore processors together, either directly or through external switching components, permitting the construction of shared-memory, coherently- or incoherently- cached multiprocessors. Icarus uses Hermes in the "Dual-Master Pair" configuration, and can be extended for use in "Multiple-Master Ring" configurations.


Internal daemons within Terpsichore perform and respond to Hermes write operations upon which the Icarus interprocessor communication protocol is embedded. These daemons provide for the generation of memory references to remote processors, for access to Terpsichore's local physical memory space, and for the transport of remote references to other remote processors.

Interprocessor Topologies

The simplest multiprocessor configuration that can be built with the Icarus protocols is a dual-processor:




The diagram below represents the same dual-processor system, in a simpler notation:




In the configuration above, a pair of Hermes channels are connected together to form an Icarus Interprocessor link in the Dual-Master Pair configuration. A Cerberus bus connects all the system components together to facilitate system

configuration. The Terpsichore processors all run off of a common frequency clock, as required by the Hermes channels that connect between processors.


Dual Terpsichore processors with dual Icarus links may use both links to enhance system bandwidth:



A Terpsichore processor's dual Icarus links, each in the Dual-Master Pair configuration may connect to two different processors. Using the Icarus Transponder daemons in each processor, several processors may be interconnected into a linear network of arbitrary size.




The Icarus links may also join at the ends of the linear network, forming a ring or arbitrary size.




In the configuration above two Icarus links are connected to each Terpsichore processor forming a single ring.

By connecting Icarus links into 4-master rings, providing Hermes master forwarding for responses, using the Icarus Transponder daemons in each processor, processors may be interconnected into a two-dimensional network of arbitrary size:



In the configuration above two Icarus links are connected to each Terpsichore processor, forming a single ring.


Other multidimensional topologies can be constructed by using multimaster rings as basic building blocks. An n-master ring (n \leq 4) of Terpsichore processors has n Icarus link-pairs available for connection into dual-master or multi-master configurations. For example, with a 4 master ring



MU 0023525

These building blocks can then be assembled into radix-n switching networks:

By connecting Icarus links to external switching devices, multiprocessors with a large number of processors can be constructed with an arbitrary interconnection topology:



In the configuration above, two Icarus links connect each Terpsichore processor to a switching fabric consisting of Hydra switches.

Link-level and Transaction-level Protocol

Icarus uses the Hermes protocol at the link level, and uses Hermes operations to embed a transaction-level protocol.

Two-packét link-action nomenclature

We designate the term link-action" to describe the low-level packet protocol used between a Hermes master device and a Hermes slave device. The packets that make up a link action contain a three-bit link-action identifier, or "lid," which permit up to eight outstanding link-actions to be in progress at any point in time.


Eink-actions consist of two actions. Each packet transmitted on the Hermes ring corresponds to an action:

Request	the action taken by a requester to start the transaction.
Response	the action taken by the responder to finish the transaction.

Link-action nomenclature

MU 0023526

These actions and their relation to the data flow is shown below:



Four-packet transaction nomenclature

We designature the term "transaction" to describe the upper-level packet protocol used when embedding a four-packet or "split" transaction above the link-level Hermes packet protocol

Transactions are used when the latency of a transaction may require that more than eight actions are outstanding at a point in time, in order to maintain the desired throughput of the protocol. Embedding the transaction protocol above the link-action protocol limits the amount of link-level state which must be implemented.

Certain of the packers that make up a transaction contain an eight-bit transaction identifier, or "tid," which permit up to 256 outstanding transactions to be in progress at any point in time. These packets also contain link-action identifiers, itds, which connect these packets with others which are part of the transaction, but do not contain a tid.


Transactions consist of four actions. Each action results in one or more link-level Hermes packets transmitted on the channels:

D	
Request	the action taken by a requester to start the transaction.
Indication	the recent of
indication	the reception of a request by a responder.
0	
Response	the action taken by the responder to finish the transaction.
	the sale is the respondence in the transaction.
Confirmation	the reception of the response by the requester.
	Tato reception of the response by the requester.

Transaction nomenclature

MU 0023527

These actions and their relation to the data flow is shown below:



The following table shows the relationship between transaction-level actions and link-level actions, showing typical transaction messages and link-action commands:

		192
Transaction-	Typical transaction	Link-lèvel. Link-action command
level action		actions
Request	read/write-sizelet	Request write-octlet
	request	
Indication	Remote-indication	
Response	read/write-sizelet	Request write-octlet
	® coho@o∞ ≋ ≋	ind the
Confirmation	Remote-confirmation	Response write-response

Transaction protocol for Carus Requester Daemon

Icarus Action Format

Request and Response actions

A series of link-level write octlet operations comprise an Icarus request or response action. The address of the write operation contains target routing, transaction-id, commands and sequence information in the following format:

A remote request is a write octlet to an address of the form:

31	16	15	8	7	0 .
nod	e	ti	d	con	ŋ,
16		8		6∜	

with data of the form:




The tid field contains an 8-bit transaction id code which must be returned along with the remote response. The tid field value must be unique among all transactions originating from a node, but tid field values of transactions originating from distinct nodes may be equal.

The com field contains a 6-bit command code which, in the first octlet, designates the operation to be performed in a request action or the result returned in a response action. If the command code is in the range 0.31, in successive octlets, the value of the com field indicates whether the number of octlets to follow (0..9), such that the last octlet of a message contains a com field with a 0 value.

The node field contains a 16-bit node address which is the target of the action.

When embedded into a link-level write octlet operation, the Terpsichore requester daemon request appears on the Hermes in the form:



A transaction which has a payload of one ottlet must use a link-level write octlet operation. A transaction which has a payload of greater than one octlet may successively use link-level write octlet operations to transmit the payload.

Indication and Confirmation actions

Indication and Confirmation actions consist of a series of link-level write octlet response packets, one for each octlet of the Request and Response actions.

<u>Icarus Requester Daemon</u>

When Terpsichore attempts would or store to a physical address in which the high-order 16 bits are non-zero, the memory at that address is assumed to be present in the memory space of a remote Terpsichore processor. The Icarus Requester Daemon is an autonomous unit which attempts to satisfy such remote memory references by communicating with an external device, either another Terpsichore processor or a switching device which eventually reaches another Terpsichore processor.

These remote references are characterized by an eight-byte physical byte address, of which two bytes are used for specifying a processor node, and the remaining six bytes are used for specifying a local physical address on that processor node.

MU 0023530

The Icarus Requester Daemon associates each remote, memory reference with a transaction identifier⁵² of eight bits, permitting up to 256 such remote references to be outstanding at any time; however, implementation limits within Terpsichore may set a smaller bound.

The Icarus Requester Daemon takes the role of the Transaction Requester, and an external device takes the role of the Transaction Responder. The daemon generates writes to a specified byte-channel and module address, which causes an external device to read or write remote octlets or cache lines in a remote memory. The daemon may have as many as two53 link-level write requests outstanding at any point in time.

Terpsichore contains two such requester daemons which act concurrently to two different byte-channel and/or module addresses.

Icarus Hesponder Daemon

The Icarus Responder Daemon accepts writes from a specified byte-channel and module address, which enable an external device to generate transaction requests to read or write octlets or cache lines in the Terpsichore's local memory, or to generate Terpsichore events. The daemon also generates link-level writes to the same external device to communicate the responses to these transaction requests back to the external device.

Terpsichore contains two such responder daemons which act concurrently to two different byteschannel and or module addresses.

An external device takes the role of the Transaction Requester, and the Icarus Responder takes the role of the Transaction Responder.

Icarus (Irañsponde) Daëme)

The Learns Transponder Daemon accepts writes from a specified Hermes channel and module address, which enable an external device to cause an Icarus Requester Daemon to generate a request on another Hermes channel and module address.

Terpsichore contains two such transponder daemons which act concurrently (back-to-back) between two different byte-channel and/or module addresses.

⁵²The term "sequence number" is avoided here, because the transaction-tags are not necessarily sequential in nature.
53The number of link-level requests to be outstanding is still under study.

MU 0023532

Icarus Request

The following table summarizes the commands used for Icarus requests and responses (response command shown in **bold**):

code	command	payload
Codo	Communic	(octiets)
0	last octlet of multi-octlet command	(3 2 3 3 2 3 7
19	continuation octlet of multi-octlet command	
1019	Reserved	9
20	read incoherent strong cache-line	1
21	read/add/swap octlet response	1
22	read incoherent weak cache-line	1
23	write response	1
24	read allocate strong octet	1
25	read noallocate strong octlet.	1
26	read allocate weak ochet	1
27	read noallocate weak octlet	1
28	read allocate strong hexet	1
29	read noallocate strong hexiet	1
30	read allocate weak hexlet	1
31	read poatlocate weak hexiet > (*) **	1
32	read hexiet response	2
33	read incoherent cache-line response	8
34	read coherent cache-line response	9
3536	Reserved * //	
37	read coherent strong cache-line	2
38	Reserved	
	read coherent weak cache-line	2
	Reserved & All All All All All All All All All A	
52 🖑 🦓 🦠	write coherent strong cache-line	10
58. W.	write incoherent strong sache-line	9
54//	write coherent weak cache-line	10
55	write incoherent weak cache-line	9
56	write allocate strong octlet	2
57	write noallocate strong octlet	2
58	write allocate weak octlet	2
59	write noallocate weak octlet	
60	write allocate strong hexlet	3
61	write noallocate strong hexlet	3
62	write allocate weak hexlet	3
63	write noallocate weak hexlet	3
64	add-and-swap allocate strong octlet little-endian	2
65	add-and-swap noallocate strong octlet little-endian	2
66	add-and-swap allocate weak octlet little-endian	2
67	add-and-swap noallocate weak octlet little-endian	2

	多位于 · · · · · · · · · · · · · · · · · · ·	
6879	Reserved	
80	add-and-swap allocate strong octlet big-endian	2
81	add-and-swap noallocate strong octlet big-endian	2
82	add-and-swap allocate weak octlet big-endian	2
83	add-and-swap noallocate weak octlet big-endian	2
84	compare-and-swap allocate strong octlet	3
85	compare-and-swap noallocate strong octlet	3
86	compare-and-swap allocate weak octlet	3
87	compare-and-swap noallocate weak octlet	3
88	multiplex-and-swap allocate strong octlet :	3
89	multiplex-and-swap noallocate strong octlet	3 <
90	multiplex-and-swap allocate weak octlet	3 .
91	multiplex-and-swap noallocate weak cottet	3
92	multiplex allocate strong octlet	3
93	multiplex noallocate strong octiet	3
94	multiplex allocate weak octlet	3
95	multiplex noallocate weak octlet	3
96-255	reserved A No. 10 A N	
	W. 20. 60 - W. 20. 10. 10. 10. 10. 10. 10. 10. 10. 10. 1	

Icarus Request commands

A remote (add, swap, or, and) octlet request is data of the form:



A remote read incoherent strong weaks cache-line request is data of the form:



A remote read coherent (strong, weak) cache-line request is data of the form:

63	•	0
address		
coherence tag		-

64

MU 0023533

A remote write incoherent cache-line request is data of the form:

63		0
	address	
	bytes 07	
	bytes 815	
	bytes 1623	
	bytes 2431	
	bytes 3239	A. .
	bytes 4047	
	bytes 4855	
	bytes 5663	** **********************************
	CA.	Alle. W

64

A remote write coherent cache-line request is data of the form


63		0
	address	
	coherence tag	
	bytes 0.,7	
	// bytes 815	
	bytes 1623	
	bytes 2431 🛴 🥒	
	bytes/3239	
	bytes 40.47	
	// bytes 48455 //	
	/	

64

A remote read (allocate, no allocate) (strong weak) octlet request is data of the form:

ø	.63	% 3		100	0
À		W	ас	ddress	
	2			64	•

A remote write {allocate,noallocate} {strong,weak} octlet request is data of the form:



MU 0023534

A remote read {allocate,noallocate} {strong,weak} hexlet request is data of the form:

63		0
	address	
	64	

A remote write {allocate,noallocate} {strong,weak} hexlet request is data of the form:

63	•	0
	address	
	bytes 07	
	bytes 815	
	64	// .

Icarus Indication

An Icarus Indication consists of a link-level write response packet for each link-level write issued as an Icarus Request Each link-level write-response packet contains the lid value of the link-level write-request packet. This serves both the link-level purpose of issuing a response and the ability to receive additional link-level requests and a transaction-level indication of receipt of the request and the ability to receive additional transaction-level requests.

<u>Icarus Response</u>

Icarus Responses consist of a series of one or more link-level write-octlet operations. The low order bits of the addresses of the write operations contain commands and tid information, and the data is the contents read from memory.

The octier stream contains transaction-level responses from the Terpsichore Responder daemon, which are summarized in the table below:

cem	command	payload (octlets)
0	termination	(conoto)
19	continuation	
1022	Reserved	
23	write response	1
2431	Reserved	
32	read/add/swap octlet response	2
33	read hexlet response	3
34	read incoherent cache-line response	9
35	read coherent cache-line response	10
7-255	reserved	10

Icarus Response codes

MU 0023535

The com field contains an 8-bit message command, as given in the table previously.

The tid field contains the 8-bit transaction id code used in the request message.

The node field contains the 16-bit processor number used in the request message.

A remote {read,add,swap} octlet response is data of the form:

63		0
·	bytes 07	
	64	. W. W

A remote read hexlet response is data of the form:

63		0
	bytes 02.7	
	bytes 8.,15	
	6444 / V V	

A remote read incoherent cache line response is data of the form:

63		0
	bytes 07	
	bytes 815 \ //	
	hytes/1623	
4	hytes 24,.31 %	
	> _ \ bytes 32,39 \ \ //	
		· · · · · · · · · · · · · · · · · · ·
	bytes 4855	
. 6	bytes 56,463	

64¢

A temote write response is data of the form:

۱	63)
٦		0	
	<u> </u>	64	

A remote read coherent cache-line response is data of the form:

	•	
63		0
	coherence tag	
	bytes 07	
	bytes 815	
	bytes 1623	
	bytes 2431	
	bytes 3239	M .
	bytes 4047	
	bytes 4855	
	bytes 5663	
	64 :	

A remote write coherent cache-line response is data of the form

63					0
	coh	erence t	ag 🧥	<i>i</i>	
	W # W	264 W		۸.	

Icarus Confirmation

An Icarus Confirmation consists of a link-level write response packet for each link-level write issued as an Icarus Response Each link-level write-response packet contains the lid value of the link-level write-request packet. This serves both the link-level purpose of issuing a response and indicating the ability to receive additional link-level requests and a transaction-level confirmation of receipt of the response and the ability to receive additional transaction-level requests.

<u>Deadlock</u>

The Icarus Requester, Responder, and Transponder daemons must act cooperatively to avoid deadlock that may arise due to an imbalance of requests in the system which prevent responses from being routed to their destination.

The requirements vary depending upon the characteristics of the system configuration, and the mechanisms for deadlock avoidance are still under study.

Principal mechanisms to employ are cycle-free-routing of requests, and the means to prioritize responses above requests in forwarding priority.

Error handling

The link-level packets contain a check byte which is designed to detect single-bit transmisstion errors in the Hermes channel.

Highly Confidential

When either party in an Icarus transaction receives a packet with a check error, it immediately shuts down input processing to avoid encountering further errors, as may arise from errors which disrupt the parsing of packets. It also generates an error packet, which ensures that the other party is notified of the error.

The target of an Icarus transaction must maintain a copy of the link-level address of the most recent correctly received link-level write operation in a Cerberus register. Terpsichore then will clear the error using the Cerberus channel, resetting the Hermes input processing. Each party then re-issues any outstanding link-level transactions.

The contents of the address field in the link-level protocol is used to ensure that the error handling mechanism does not result in missing or repeated operations. This is important, because unlike the link-level protocol, the transaction-level protocol contains non-idempotent operations.



'Sa - 3

```
L.64
                    r3,-1(r8)
G.MULADD.8
                   r4,r3,k10,r4
L.64
                   r3,0(r8)
G.MULADD.8
                   r4,r3,k11,r4
L.64
                   r3;1(r8)
G.MULADD.8
                   r4,r3,k12,r4
A.ADD
                   r2,r8,row
L.64
                   r3,-1(r2)
G.MULADD.8
                   r4,r3,k20,r4
L.64
                   r3,0(r2)
G.MULADD.8
                   r4,r3,k21,r4
L.64
                   r3,1(r2)
G.MULADD.8
                   r4,r3,k22,r4
G.COMPRESS.16
                   r4,r4,8
S.64
                   r4,0(r9)
A.ADD
                   r8,8
A.ADD
                   r9,8
B.NE
                   r8,r10,1b
```

With some obvious reordering of the address computation instructions, this can run in 10 cycles, assuming single-cycle latency for GMULADD. Loop unrolling can be used to handle greater latency. The inner loop is 10 cycles per eight pixels, or 0.8 pixels/cycle. Counting each multiply as 8 operations and each multiply and add as 16 operations, we are running at 8+8*16=136 operations/loop / 10 cycles/loop = 13.6 operations/cycle.

Note that our design actually loads each pixel nine times, which is making good use of "excess" load bandwidth and data caching.

Filtering of Color Image

For a color image, we assume that the image is made up of pixels each 32 bits in size, 8 bits for each of ted, green, thee, and alpha. We treat each component identically, so the same algorithm is used, but the offsets change slightly. A C version of the code is:

The assembler coding of the inner loop is:

```
A.SUB
                   r2,r8,row
L.64
                   r3,-4(r2)
G.MUL.8
                   r4,r3,k00
L.64
                   r3,0(r2)
G.MULADD.8
                   r4,r3,k01,r4
L.64
                   r3,4(r2)
G.MULADD.8
                   r4,r3,k02,r4
L.64
                   r3,-4(r8)
```

MU 0023539

```
G.MULADD.8
                   r4,r3,k10,r4
L.64
                   r3,0(r8)
G.MULADD.8
                   r4,r3,k11,r4
L.64
                   r3,4(r8)
G.MULADD.8
                   r4,r3,k12,r4
A.ADD
                   r2,r8,row
L.64
                   r3,-4(r2)
G.MULADD.8
                   r4,r3,k20,r4
L.64
                   r3,0(r2)
G.MULADD.8
                   r4,r3,k21,r4
L.64
                   r3,4(r2)
G.MULADD.8
                   r4,r3,k22,r4
G.COMPRESS.128 r4,r4,8
S.64
                   r4,0(r9)
A.ADD
                   r8,8
A.ADD
                   r9.8
B.NE
                  r8,r10,1b
```

This uses the same algorithm as for the color image above. Operations are performed at the same rate, but since a pixel is represented by 32 bits, the pixel rate is four times slower. The inner loop runs at 10 cycles per 2 pixels, or 0.2 pixels/cycle.

Conversion of Monochrome to Colo

To convert a monochrome image to a color image, we must triplicate each monochrome pixel level, into levels for red, green, and blue. The alpha level might be set to a constant level of 255, or merged in from a separate array.

void MonochromeToColor(inta *src, inta *est, int pcount) (
int i;

```
for (i=0; !!=pcount; i++) #

dst[i] = src[i];

dst[4*i+1] = src[i];

dst[4*i+2] = src[i];

dst[4*i+3] = 255;
```

Which results in the following inner loop (addressing operations and loop overhead omitted - they do not influence the operation count):

```
1:
         L.64.B
                             r4,0(r8)
         G.SHUFFLE.16
                            r2.r4.r4
                                                #r5 contains -1
         G.SHUFFLE.16
                            r8,r4,r5
         G.SHUFFLE.8
                            r6,r2,r8
         G.SHUFFLE.8
                            r8,r3,r9
         S.128.B
                            r6,0(r9)
         S.128.B
                            r8,16(r9)
                                                                          MU 0023540
         A.ADD
                            r8,8
         A.ADD
                            r9,32
         B.NE
                            r8,r10,1b
```

The above sequence is 4 cycles per 8 pixels, or 2.0 pixels/cycle.

void MonochromeWithAlphaToColor(int8 *src, int8 *alpha, int8 *dst, int pcount) { int i;

S.128.B

S.128.B

A.ADD

A.ADD

A.ADD

B.NE

```
for (i=0; i!=pcount; i++) {
           dst[i] = src[i];
dst[4*i+1] = src[i];
dst[4*i+2]= src[i];
           dst[4*i+3] = alpha[i];
Which results in the following inner loop:
1:
           L.64.B
                                  r4,0(r8)
           L.64.B
                                  r5,0(r9)
           G.SHUFFLE.16
                                  r2,r4,r4
           G.SHUFFLE.16
                                  r8,r4,r5
           G.SHUFFLE.8
                                  r6,r2,r8
           G.SHUFFLE.8
                                  r8,r3,r9
```

r8,r11.4b The above sequence is 4 cycles per 8 pixels or 2

r10,32

r6,0(r10)

18,8

r9,8

r8,16(r10)

Conversion of Color to Mor

To convert a color image to a monochrome image, a weighted sum of the red, green and blue components is generated. These weights, k0, k1, and k2, are selected so that k0+k1+k2 = 256, so overflow does not occur. The resulting weighted sum is truncated, tather than rounded, again, to avoid the possibility of overflow.

```
void ColorToMongenteme (int8 stc, int8 stst, int prount, int8 k0, int8 k1, int8 k2) {
     int i;
              il=pcount; i++
           ds(i)*** (src[4*i]*k0
```

Which results in the following inner loop:

```
L.128.B
                   r2,0(r8)
G.DEAL.16
                   r2,r2,r3
                                            #k0k1...k0k1k200...k200
L.128.B
                   r4,16(r8)
G.DEAL.16
                   r6,r4,r5
                                            #k0k1...k0k1k200...k200
G.DEAL.8
                   r2,r2,r6
                                            #k0k0...k0k0k1k1...k1k1
G.DEAL.8
                   r4,r3,r7
                                            #k2k2...k2k20000...0000
G.MUL.8
                   r6,r2,k0
G.MULADD.8
                   r6,r3,k1,r6
G.MULADD.8
                   r6,r4,k2,r6
G.COMPRESS.16
                   r6,r6,8
                                            #toss away low precision
S.64
                   r6,0(r9)
A.ADD
                   r8,32
A.ADD
                   19,8
B.NE
                   r8,r10,1b
```

The above sequence is 8 cycles and writes 8 pixels, or 1.0 pixels/cycle.

Highly Confidential

The code below performs the same action, but also saves the alpha value into a second destination array.

```
void ColorToMonochrome(int8 *src, int8 *dst, int8 *alpha, int pcount,
         int8 k0, int8 k1, int8 k2) (
    for (i=0, i!=pcount; i++) {
         dst[i] = (src[4^*i]^*k0 + src[4^*i+1]^*k1 + src[4^*i+2]^*k2) >> 8;
         alpha[i] = src[4*i+3];
Which results in the following inner loop:
         L.128
         G.DEAL.16
                             r2,r2,r3
         L.128
                             r4,16(r8)
         G.DEAL.16
         G.DEAL.8
                                                       kOKO...kOkOk1k1...k1k1
         G.DEAL.8
                                                              k2k20000...0000
         $.64
         G.MUL.8
         G.MULADD.8
         G.MULADD.8
         G.COMPRESS.16
                                                                  low precision
         S.64
         A.ADD
```

The above sequence is a cycles and writes 8 pixels, or 10 pixels/cycle.

Image Warping

Image warping is the general process of selectively stretching and shrinking an image to make it appear to fit into a new shape, such as stretched around a sphere, or drawn on a surface that is tilted with respect to the viewing surface. A principal data structure used to generate such an effect is a set of decimated copies of the image, as shown in the diagram below. These are of particular value because interpolation of the elements of these copies produces a properly antialiased spatially-warped image. Note that the total size of this structure is always exactly four times larger than the original image. Each subarray is a copy of the image decimated in either the x or y direction, or both. The images get smaller and smaller going right and down in the array, until the image teaches a single dot. The original image need not be square or have sizes that are powers of two for this structure.

ب عداد ب

structure.				
	Original Image 1:1	2:1	4:1	8:1
	1:2	2:2	4:2	8:2 MU 0023543
	1:4	2:4	4:4	8:4
	1:8	2:8	4:8	8:8
	lmage subarray pack	ding for image war	ping	

In the sections below, we explore two parts of the problem, the creation of the array containing this decimated image, and the antialiased selection of items in the table. These are the parts of the process which must be performed in real time for

real-time application of this process, the creation of the warping maps can often be precomputed, and are a function of the rendering system used.

Decimation of Monochrome Image

The process of generating the decimated images above can be divided into two parts, decimating in the horizontal direction only, and decimating in the vertical direction only. The former generates all the blocks to the right of the original image, and the latter generates the remaining blocks from those in the top row. This divides the problem into two parts, each using one-dimensional filtering, which is a great advantage because the amount of computation wows only linearly with the size of the filter function, rather than quadratically, when using two-dimensional filtering.

Our first example is the one-dimensional horizontal filter. We use a 5-point filter, specified by coefficients k0..k4 to specify the filter. These weights, k0..k4, are selected so that k0+k1+k2+k3+k4 = 256, so overflow does not occur. The resulting weighted sum is truncated, rather than rounded, again, to avoid the possibility of overflow.

```
void HorizontalDecimationMonochrome (int& *stc, int & *dst, int stew, int drow, int pcount, int8 k0, int8 k1, int8 k2, int8 k3, int8 k4) int i.i.k:
```

Which results in the following inner loop:

```
G.DEAL.8
                   r6 r6 r7
G.MULS
                   r4,r6,k0
                   r4,r7,k1,r4
G.MULÄDD.8
L.128
                   r6,0(r8)
G.DEAL.8.
                   r6,r6,r7
                   r4,r6,k2,r4
G.MULADD.8
G.MULADD.8
                   r4,r7,k3,r4
                   r6,2(r8)
L.128
                   r6,r6,r7
G.DEAL.8
G.MULADD.8
                   r4,r6,k4,r4
G.COMPRESS.16
                   r4,r4,8
                   r4,0(r9)
S.64
A.ADD
                   r8,16
A.ADD
                   r9,8
                   r8,r10,1b
B.NE
```

MU 0023544

This inner loop is 9 cycles per 8 pixels, or 0.9 Gpixels/sec, when the filter kernel size is 5 pixels wide. (For 3 pixels wide, the rate is 6 cycles per 8 pixels, or 1.3 pixels/cycle.)

```
When decimating in the vertical direction, the rate is even higher still:
void VerticalDecimationMonochrome(int8 *src, int 8 *dst, int srow, int drow, int pcount,
          int8 k0, int8 k1, int8 k2, int8 k3, int8 k4) {
    int i,j,k;
    for (k=0,i=0; k!=pcount;)
         for (j=0; j!=drow; j++) {
              dst[k++] = (src[i-2*srow]*k0 + src[i-srow]*k1 + src[i]*k2 +
                        src[i+srow]*k3 + src[i+2*srow]*k4)>>8;
         i+=srow+srow-drow:
Which results in the following inner loop:
1:
         A.SUB
                             r2,r8,rowt2
         L.64
                             r3,0(r2)
         G.MUL.8
         A.SUB
         L.64
         G.MULADD.8
         L.64
         G.MULADD.8
         A,ADD
         L.64
         G.MULADD 8
         A.ADD
         G.MULADD.8
         G.COMPRESS
         S.64
```

This runs in 6 cycles per 8 pixels, or 1.3 pixels/cycle. (For 3 pixels wide, the rate is 4 cycles per 8 pixels, or 2 pixels/cycle.)

To reperate the decimated array shown above, for a n^2 image, n^2 pixels are generated in the horizontal direction, and $2n^2$ pixels are generated in the vertical direction. Using 5 pixel filter functions, this takes: $n^2/0.9 + 2n^2/1.3 = n^2*(1/0.9+2/1.3) = 2.63*n^2$ cycles. Thus, a 1024^2 image can be decimated in 2.8 Mcycles.

It is also possible to simultaneously decimate in the vertical and horizontal direction. While this may be more expensive that separately decimating in each direction, it permits the use of filter functions which do not factor into two parts. For this example, we assume a 2:1 decimation rate in each direction, and a 3x3 filter kernel. Real applications of decimation may use larger filter kernels, but this size serves to illustrate the techniques used. We assume here that pount is a multiple of drow, and that drow<srow/2...

void DecimateMonochrome(int8 *src, int 8 *dst, int srow, int drow, int ncount, int8 k00, int8 k01, int8 k02,

```
int8 k10, int8 k11, int8 k12,
         int8 k20, int8 k21, int8 k22) {
    int i,j,k;
    for (k=0,i=0; k!=pcount; ) {
         for (j=0; j!=drow; j++) {
              dst[k++] = (src[i-srow-1]*k00 + src[i-srow]*k01 + src[i-srow+1]*k02 +
                   src[i-1]*k10 + src[i]*k11 + src[i+1]*k12 +
                   src[i+srow-1]*k20 + src[i+srow]*k21 + src[i+srow+1]*k22)>>8;
         i+=2*(srow-drow);
Assembler code for inner loop:
1:
         A.SUB
                             r2,r8,srow
         L.128
                             r6,-1(r2)
         G.DEAL.8
                             r6,r6,r7
         G.MUL.8
                             r4,r6,k0Q
         G.MULADD.8
         L.128
         G.DEAL.8
         G.MULADD.8
         L.128
         G.DEAL.8
         G.MULADD &
         G.MULADE 8
         L.128
         G.DEAL 8
         G.MULADD.8
         G.MULADD.8
         G.MULADD.8
                                                                          MU 0023546
         G.COMPRESS.16
                            r4,0(r9)
         a.add
                            r8.16
                            r9,8
         A.ADD
         B.NE
                            r8,r10,1b
```

After some reordering of the address calculation instructions, the inner loop is 16 cycles per 8 pixels, or 0.5 pixels/cycle. Note that for 2:1 decimation in each direction, this is 4 times larger when expressed in terms of the input pixel rate: 2.0 pixels/cycle.

Because the filter function is an odd-number of pixels wide, 1/4 of the multiply bandwidth is effectively unused. For a 5x5 filter function, this would drop to 1/6 unused, and for an even number of pixels wide, none would be wasted. Compared to the two-dimensional filtering case, the multiplier bandwidth is less utilized because the index multiplier required the additional DEAL operations to be added.

Decimation of Color Image

Our first example is the one-dimensional horizontal filter. We use a 5-point filter, specified by coefficients k0..k4 to specify the filter. These weights, k0..k4, are selected so that k0+k1+k2+k3+k4=256, so overflow does not occur. The resulting weighted sum is truncated, rather than rounded, again, to avoid the possibility of overflow.

```
void HorizontalDecimationColor(int8 *src, int 8 *dst, int srow, int drow, int pcount,
           int8 k0, int8 k1, int8 k2, int8 k3, int8 k4) {
     int i,j,k;
     for (k=0,i=0; k!=pcount; ) {
           for (j=0; j!=drow; j++) |
                dst[k++] = (src[i-8]*k0 + src[i-4]*k1 + src[i]*k2
                          src[i+4]*k3 + src[i+8]*k4 )>>8;
                dst[k++] = (src[i-8]*k0 + src[i-4]*k^2
                          src[i+4]*k3 + sfc[i+8]*k4
                dst[k++] = (src[i-8]*k0)
               i++:
               dst[k++] = (sr@[i-8]*kO + @rc[i]*4]
                            ciji+41*k3,4 srciji+8j*k4
Which results in the following inner loop
1:
          G.MULADD.8
          G.MÜLADD.8
                               r4,r7,k3,r4
          L.128
                               r6,8(r8)
          G.DEAL.32
                               r6,r6,r7
          G.MULADD.8
                               r4,r6,k4,r4
          G.COMPRESS.16
                              r4,r4,8
                                                                                        MU 0023547
          S.64
                               r4,0(r9)
          A.ADD
                               r8,16
          A.ADD
                              r9.8
         B,NE
                              r8.r10.1b
```

This inner loop is 9 cycles per 2 pixels, or 0.2 pixels/cycle, when the filter kernel size is 5 pixels wide. (For 3 pixels wide, the rate is 6 cycles per 2 pixels, or 0.3 pixels/cycle.)

When decimating in the vertical direction, the rate is even higher still: void VerticalDecimationColor(int8 *src, int 8 *dst, int srow, int drow, int pcount, int8 k0, int8 k1, int8 k2, int8 k3, int8 k4) {

```
int i,j,k;
    for (k=0,i=0; k!=pcount; ) {
          for (j=0; j!=4*drow; j++) {
               dst[k++] = (src[i-8*srow]*k0 + src[i-4*srow]*k1 + src[i]*k2 +
                         src[i+4*srow]*k3 + src[i+8*srow]*k4)>>8;
         i+=4*(srow+srow-drow);
Which results in the following inner loop:
         A.SUB
                             r2,r8,rowt8
1:
         L.64
                             r3,0(r2)
         G.MUL.8
                             r4.r3.k0
         A.SUB
                             r2.r8.rowt4
                             r3.0(r2)
         L.64
         G.MULADD.8
                              r4,r3,k1,r4
                             r3,0(r8) 0
r4,r3,k2,r4
         L.64
         G.MULADD.8
         A.ADD
                              r2.r8 towt
         L.64
         G.MULADD.8
         A.ADD
         L.64
          G.MULADD.8>
         G.COMPRESS.協
         S.64
```

This runs in 6 cycles per 2 pixels, or 0.3 pixels/cycle. (For 3 pixels wide, the rate is 4 cycles per 2 pixels, or 0.5 pixels/cycles)

To generate the decimated array shown above, for a n^2 image, n^2 pixels are generated in the horizontal direction, and $2n^2$ pixels are generated in the vertical direction. Using 5 pixel filter functions, this takes: $n^2/0.2 + 2n^2/0.3 = n^2*(1/0.2+2/0.3) = 10.5*n^2$ cycles. Thus, a 1024^2 image can be decimated in 11 Mcycles.

The last example in this section decimates a color signal in both directions simultaneously. We assume a 2:1 decimation rate in each direction, and a 3x3 filter kernel. Real applications of decimation may use larger filter kernels, but this size serves to illustrate the techniques used. We assume here that pount is a multiple of drow, and that drow<srow/2..

```
void DecimateColor(int8 *src, int 8 *dst, int srow, int drow, int pcount, int8 k00, int8 k01, int8 k02, int8 k10, int8 k11, int8 k12, int8 k20, int8 k21, int8 k22) {
    int i,j,k;

    for (k=0,i=0; k!=4*pcount; ) {
        for (j=0; j!=drow; j++) {
            dst[k++]=(src[i-4*srow-4]*k00 + src[i-4*srow]*k01 + src[i-4*srow+4]*k02 + src[i-4]*k10 + src[i]*k11 + src[i+4]*k12 +
```

```
src[i+4*srow-4]*k20 + src[i+4*srow]*k21 + src[i+4*srow+4]*k22)>>8;
              i++:
              dst[k++]=(src[i-4*srow-4]*k00 + src[i-4*srow]*k01 + src[i-4*srow+4]*k02 +
                   src[i-4]*k10 + src[i]*k11 + src[i+4]*k12 +
                   src[i+4*srow-4]*k20 + src[i+4*srow]*k21 + src[i+4*srow+4]*k22)>>8;
              j++;
              dst[k++]=(src[i-4*srow-4]*k00 + src[i-4*srow]*k01 + src[i-4*srow+4]*k02 +
                   src[i-4]*k10 + src[i]*k11 + src[i+4]*k12 +
                   src[i+4*srow-4]*k20 + src[i+4*srow]*k21 + src[i+4*srow+4]*k22)>>8;
              i++;
              dst[k++]=(src[i-4*srow-4]*k00 + src[i-4*srow]*k01 + src[i-4*srow+4]*k02 +
                   src[i-4]*k10 + src[i]*k11 + src[i+4]*k12 +
                   src[i+4*srow-4]*k20 + src[i+4*srow]*k21 + src[i+4*srow+4]*k22)>>8;
              i+=5;
         i+=4*(srow+srow-drow-drow);
Assembler code for inner loop:
1:
         A.SUB
                            r2,r8,srow
         L.128
                            r6,-4(r2)
         G.DEAL.32
                            r6,46
         G.MUL.8
         G.MULADD.8
         L.128
         G.DEAL.32
         G.MULADE 8
         L.128
         G.DEAL
         G.MULADD.8
         G.MULADD.®
                            r4.7,k11,74
         L.128
         G.DEAL.32
         G.MULADD:8
                             476,k12.c
                            r2,r8≋≋rowั
         G.MULADD.8
                            r4 7 k01,r4
          128
                            r6,4(r2)
         G.DEAĽ.32
                            r6,r6
         G.MULADD.8
                           r4,r6,k02,r4
         G.COMPRESS.16
                           r4,r4,8
        S.64
                            r4,0(r9)
        A.ADD
                           r8,16
        A.ADD
                           r9,8
        B.NE
                           r8,r10,1b
```

After some reordering of the address calculation instructions, the inner loop is 16 cycles per 2 pixels, or 0.12 pixels/cycle.

Fractional Interpolation

This section is under construction.

MU 0023549

Image Compression Applications

The following examples demonstrate key portions of JPEG and MPEG image compression applications. Both JPEG and MPEG applications rely on the use of a 2-dimensional Discrete Cosine Transform (DCT) to transform raster-image data into a frequency-based representation that is more amenable to entropy coding.

The following examples demonstrate several applications, listed below in summary form with the performance estimated. The estimates assume single-cycle loads and stores, that is, they do not account for losses due to cache misses. However, the memory reference patterns are very uniform, and with preferching, they could be kept invisible.

Operation	cycles per pixel
Internal 8x8 Matrix Transpose	0.4
1-D Fixed-point 8-point Discrete Cosine Transform	1.0
2-D Fixed-point 8-by-8 Discrete Cosine Transform	2.8
1-D Floating-point 8-point Discrete Cosine Transform	0.6
2-D Floating-point 8-by-8 Discrete Cosine Transform	1.9
2-D Fixed-point 8-by-8 Discrete Cosine Transform for JPEG	2.3
2-D Floating-point 8-by-8 Discrete Cosine Transform for JPEG	1.4

Internal 8x8 Matrix Transpose

A 2-dimensional DCT can be performed on an 8-by-8 matrix of data by doing a series of 1-dimensional DCTs on each of the 8 rows of the matrix, and on each of the 8 columns of the matrix. A useful means to implement these operations is to perform a DCT on the rows (or columns) of the matrix, transpose the matrix, then perform a second identical DCT, then transport the matrix again.

This example details the transposition of an 8-by-8 matrix of 16-bit values, stored consecutively in memory. The calculation is performed entirely in registers, using G.SHUFFLE instructions and a technique described in ⁵⁴, in which the first and second halves of the matrix are shuffled log₂N times.

Assume the matrix originally is in the order:

MU 0023550

⁵⁴Stone, Harold, "Parallel Processing with the Perfect Shuffle," IEEE Transactions on Computers, Vol C-20, No. 2, February 1971, 153

After one shuffling, the matrix is in the order:

```
0 32 1 33 2 34 3 35
4 36 5 37 6 38 7 39
8 40 9 41 10 42 11 43
12 44 13 45 14 46 15 47
16 48 17 49 18 50 19 51
20 52 21 53 22 54 23 55
24 56 25 27 26 58 27 59
28 60 29 61 30 62 31 63
```

After a second shuffling, the matrix is in the order:

```
0 16 32 48 1 17 33 49 2 18 34 50 3 19 35 51 4 20 36 52 5 21 37 53 6 22 38 54 7 23 39 55 8 24 40 56 9 25 41 57 10 26 42 38 11 27 43 59 12 28 44 60 13 29 45 61 14 30 46 62 15 31 47 63
```

After a third shuffling, the matrix is in the order.

```
0 8 16 24 32 40 48 56

1 9 17 25 3 41 49 57

2 10 18 26 34 42 50 58

3 11 19 27 35 43 51 59

4 12 20 28 36 44 52 60

5 13 21 29 37 45 53 61

6 14 22 30 38 46 54 62

7 15 23 3 39 47 55 63
```

C code for procedure:

```
void MatrixaByaTranspese(int16, *src) int16 (dst) \
```

int16 tm1[64];

int i;

```
for (i=0; i<32; i++) { tm0[2^*i] = src[i]; tm0[2^*i+1] = src[i+32]; } for (i=0; i<32; i++) { tm1[2^*i] = tm0[i]; tm1[2^*i+1] = tm0[i+32]; } for (i=0; i<32; i++) { dst[2^*i] = tm1[i]; dst[2^*i+1] = tm1[i+32]; }
```

Assembler code for procedure:

_Matrix8By8Transpose:

```
L.128,I
                   r4,r2,0
                                  # 00 01 02 03 04 05 06 07
L.128.I
                   r12,r2,64
                                  # 32 33 34 35 36 37 38 39
 G.SHUFFLE.8
                   r20,r4,r12
                                  # 00 32 01 33 02 34 03 35
L.128.1
                   r6,r2,16
                                  # 08 09 10 11 12 13 14 15
 G.SHUFFLE.8
                                  # 04 36 05 37 06 38 07 39
                   r22.r5.r13
L.128.I
                   r14,r2,80
                                  # 40 41 42 43 44 45 46 47
 G.SHUFFLE.8
                   r24,r6,r14
                                  # 08 40 09 41 10 42 11 43
L.128.I
                   r8,r2,32
                                  # 16 17 18 19 20 21 22 23
```

MU 0023551

G.SHUFFLE.8	r26,r7,r15	# 12 44 13 45 14 46 15 47	,
L.128.I	r16,r2,96	# 48 49 50 51 52 53 54 55	;
G.SHUFFLE.8	r28,r8,r16	# 16 48 17 49 18 50 19 51	
L.128.1	r10,r2,48	# 24 25 26 27 28 29 30 31	
G.SHUFFLE.8	r30,r9,r17	# 20 52 21 53 22 54 23 55	
L.128.I	r18,r2,112	# 56 57 58 59 60 61 62 63	
	• •	# 24 56 25 57 26 58 27 59	
G.SHUFFLE.8	r32,r10,r18		
G.SHUFFLE.8	r34,r11,r19	# 28 60 29 61 30 62 31 63	ı
G.SHUFFLE.8	r4,r20,r28	# 00 16 32 48 01 17 33 49	
	r6,r21,r29	# 02 18 34 50 03 19 35 51	л.
G.SHUFFLE.8			
G.SHUFFLE.8	r8,r22,r30	# 04 20 36 52 05 21 37 53	
G.SHUFFLE.8	r10,r23,r31	# 06 22 38 54 07 23 39 55	
G.SHUFFLE.8	r12,r24,r32	# 08 24 40 56 09 25 41 57 # 10 26 42 58 11 27 43 59 # 12 28 44 60 13 29 45 61	
G.SHUFFLE.8	r14,r25,r33	# 10 26 42 58 14 27 43 59	ŧ
G.SHUFFLE.8	r16,r26,r34	# 12 28 44 60 13 29 45 61	
G.SHUFFLE.8	r18,r27,r35	# 14 30 46 62 15 31 47 63	į.
			, jiji
G.SHUFFLE.8	r20,r4,r12 🥒	# 00 08 16 24 32 40 48 56	j
S.128.I	r20.r3.0 🛝		
G.SHUFFLE.8	r22,r5,r13	* # 01 09 17 25 33 41 4 9 57	•
S.128.I	r22,r3,16	A 1000 " " " " " " " " " " " " " " " " "	
G.SHUFFLE.8	r24_r6, 14 «	# 02 10 18 26 34 42 50 58	į.
S.128.I	/124,13,82 /····	- Yes	
G.SHUFFLE.8	r26,r7,r15	# 03:11-19-27 35 43 51 59	
S.128.I	726,r3,48 ×		
G.SHUFFLE.8	728,18,16	# 94 12 20 28 36 44 52 60	
S.128.I	r28,r3,64	77.74.20.20.20.20.47.02.00	
		# 05 13 23 29 37 45 63 61	
G.SHUFFLE 8	130,19,r17		
S.128	/30/13,80	# 06 14 22 30 38 46 54 62	
G.SHUFFLE.8	r32,r10,r18>	# 90 14 2230 30 46 34 62	•
S.1283	[™] i32;t3,96	# 07 15 23 31 39 47 55 63	
G.SHUFFLE.8	r34,r11,r19	# Uniii 23%34/35°47 55 63	,
S.1284 % // //	r34,r3,112	<i>"</i>	
B / N W N	v. V		

The resulting code transposes an 8-by 8 matrix using 25 cycles.

1-Dimensional Discrete Cosine Transform

The following code is based upon the Independent JPEG Group's software if weldet.c"55, using 16-bit multiplies generating a 32-bit result.

```
#include "jinclude.h"
```

```
#define RIGHT_SHIFT(x,shft) ((x) >> (shft))
#define LG2_DCT_SCALE 15 /* lose a little precision to avoid overflow */
#define ONE ((INT32) 1)
#define DCT_SCALE (ONE << LG2_DCT_SCALE)
```

/* In some places we shift the inputs left by a couple more bits, */
/* so that they can be added to fractional results without too much */
/* loss of precision. */
#define LG2_OVERSCALE 2
#define OVERSCALE (ONE << LG2_OVERSCALE)
#define OVERSHIFT(x) ((x) <<= LG2_OVERSCALE)

MU 0023552

⁵⁵Copyright (C) 1991, Thomas G. Lane.

```
3885
                                                              - ijd ::::
 /* Scale a fractional constant by DCT_SCALE */
 #define FIX(x) ((INT32) ((x) * DCT_SCALE + 0.5))
 /* Scale a fractional constant by DCT_SCALE/OVERSCALE */
 /* Such a constant can be multiplied with an overscaled input */
 /* to produce something that's scaled by DCT_SCALE */
 #define FIXO(x) ((INT32) ((x) * DCT_SCALE / OVERSCALE + 0.5))
 /* Descale and correctly round a value that's scaled by DCT_SCALE */
 #define UNFIX(x) RIGHT_SHIFT((x) + (ONE << (LG2_DCT_SCALE-1)), LG2_DCT_SCALE)
 /* Same with an additional division by 2, ie, correctly rounded UNFIX(x)
#define UNFIXH(x) RIGHT_SHIFT((x) + (ONE << LG2_DCT_SCALE), EG2_DCT_SCALE+1)
/* Take a value scaled by DCT_SCALE and round to integer scaled by OVERSCALE */
#define UNFIXO(x) RIGHT_SHIFT((x) + (ONE < (LG2_DCT_SCALE #LG2_OVERSCALE)),\
LG2_DCT_SCALE-LG2_QVERSCALE)
/* Here are the constants we need */
/* SIN_i_j is sine of i*pi/j, scaled by DCT_SCALE */* COS_i_j is cosine of i*pi/j, scaled by DCT_SCALE */
#define SIN_1_4 FIX(0.707106781)
#define COS_1_4 SIN_1_4
#define SIN_1_8 FIX(0,382683432)
#define COS_1_8 FIX(0.923879533)
#define SIN_3_8 COS_1_8
#define COS_3_8 SIN_1_8
#define SIN_1_18 FIX(6 195090322)
#define COS_1_16 FIX(6 980785280)
#define SIN_7_16 COS_1 16
#define COS_7_16 SIN_1_16
#define SIN 9216 FIX(0.555570233)
#define COS_3_16 Fix(0.831469612)
#define SIN_5_16 COS_3_16
#define COS_5_16 SIN_3_16
  OSIN_i_j is sine of i*pi/j, scaled by DCT_SCALE/OVERSCALE */
COCOS_i_i is cosine of i*pi/j, scaled by DCT_SCALE/OVERSCALE */
#define OSIN_1_4 FIXO(0.707106781)
#define OCOS_1_4 OSIN_1_4
#define OSIN_1_8 FIXO(0.382683432)
#define OCOS_1_8 FIXO(0.923879533)
#define OSIN_3_8 OCOS_1_8
#define OCOS_3_8 OSIN_1_8
#define OSIN_1_16 FIXO(0.195090322)
#define OCOS_1_16 FIXO(0.980785280)
#define OSIN_7_16 OCOS_1_16
#define OCOS_7_16 OSIN_1_16
                                                                                       MU 0023553
#define OSIN_3_16 FIXO(0.555570233)
```

```
#define OCOS_3_16 FIXO(0.831469612)
#define OSIN_5_16 OCOS_3_16
#define OCOS_5_16 OSIN_3_16
  Perform a 1-dimensional DCT.
 * Note that this code is specialized to the case DCTSIZE = 8.
INLINE
LOCAL void
fast_dct_8 (DCTELEM *in, int stride)
 /* many tmps have nonoverlapping lifetime -- flashy register colourers
  * should be able to do this lot very well
 INT16 in0, in1, in2, in3, in4, in5, in6, in7;
 INT16 tmp0, tmp1, tmp2, tmp3, tmp4, tmp5 tmp6, tmf
 INT16 tmp10, tmp11, tmp12, tmp13;
 INT16 tmp14, tmp15, tmp16, tmp17;
 INT16 tmp25, tmp26;
 in0 = inI
 in1 = in[stride ];
 in2 = in[stride*2];
 in3 = in[stride*3];
 in4 = in[stride*4];
 in5 = in[stride*5];
in6 = in[stride*6]
 in7 = in[stride*?];
 tmp0 = in7 + in0;
 tmp1 = in6 + in1
 tmp1 = 1.05 + in2
tmp2 = in5 + in2
tmp3 = in4 + in3;
tmp4 = in3 + in4;
tmp5 = in2 + in5;
tmp6 = in1 - in6;
tmp7 = in0 - in7;
 tmp10 = tmp3 + tmp0;
 mp11 = tmp2 + tmp1;
 tmp12 = tmp1 - tmp2;
 tmp13 = tmp0 - tmp3;
        0] = (DCTELEM) UNFIXH((tmp10 + tmp11) * SIN_1_4);
 in[stride*4] = (DCTELEM) UNFIXH((tmp10 - tmp11) * COS_1_4);
 in[stride*2] = (DCTELEM) UNFIXH(tmp13*COS_1_8 + tmp12*SIN_1_8);
 in[stride*6] = (DCTELEM) UNFIXH(tmp13*SIN_1_8 - tmp12*COS_1_8);
                                                                                      MU 0023554
 tmp16 = UNFIXO((tmp6 + tmp5) * SIN_1_4);
 tmp15 = UNFIXO((tmp6 - tmp5)^* COS_1_4);
 OVERSHIFT(tmp4);
 OVERSHIFT(tmp7);
```

```
/* tmp4, tmp7, tmp15, tmp16 are overscaled by OVERSCALE */
  tmp14 = tmp4 + tmp15;
  tmp25 = tmp4 - tmp15:
  tmp26 = tmp7 - tmp16;
  tmp17 = tmp7 + tmp16;
  in[stride ] = (DCTELEM) UNFIXH(tmp17*OCOS_1_16 + tmp14*OSIN_1_16);
 in[stride*7] = (DCTELEM) UNFIXH(tmp17*OCOS_7_16 - tmp14*OSIN_7_16); in[stride*5] = (DCTELEM) UNFIXH(tmp26*OCOS_5_16 + tmp25*OSIN_5_16);
  in[stride*3] = (DCTELEM) UNFIXH(tmp26*OCOS_3_16 - tmp25*OSIN_3_6);
  Perform the forward DCT on one block of samples.
 * A 2-D DCT can be done by 1-D DCT on each low
 * followed by 1-D DCT on each column.
GLOBAL void
j_fwd_dct (DCTBLOCK data)
 int i;
 for (i = 0; I < DCTSIZE)
   fast_dct_8(data+i*DCTSIZE
 for (i = 0; i < DCTSIZE: i+#
  fast_dct_8(data.it, DCISIZE);
The assembler code for the above procedure, called with stride=8, is as follows:
_fast_dct_8:
                                               in[stride]
                                              in2 = in[stride*2];
                                               in3 = in[stride*3];
                                               in4 = in[stride*4]
                              r12 2.64
            128
                              r14,r2,80
                                              in5 = in[stride*5];
          L.128.1
                              r16,r2,96
                                             # in6 = in[stride*6]:
         L.128.1
                              r18,r2,112
                                             # in7 = in[stride*7];
         G.ADD.16
                             r20,r18,r4
                                               tmp0 = in7 + in0:
         G.ADD.16
                             r22,r16,r6
                                               tmp1 = in6 + in1;
         G.ADD.16
                             r24,r14,r8
                                               tmp2 = in5 + in2:
         G.ADD.16
                             r26,r12,r10
                                               tmp3 = in4 + in3;
         G.SUB.16
                             r28,r10,r12
                                            # tmp4 = in3 - in4;
                                                                                       MU 0023555
         G.SUB.16
                             r30,r8,r14
                                            # tmp5 = in2 - in5;
         G.SUB.16
                             r32,r6,r16
                                            # tmp6 = in1 - in6:
         G.SUB.16
                             r34,r4,r18
                                            # tmp7 = in0 - in7;
         G.ADD.16
                                            # tmp10 = tmp3 + tmp0;
                             r36,r26,r20
         G.ADD.16
                                            # tmp11 = tmp2 + tmp1;
                             r38,r24,r22
         G.SUB.16
                             r40,r22,r24
                                            # tmp12 = tmp1 - tmp2;
         G.SUB.16
                             r42,r20,r26
                                            # tmp13 = tmp0 - tmp3;
                                                                          Highly Confidential
         G.ADD.16
                             r48,r36,r38
                                            # = tmp10 + tmp11
         G.MULADD.16
                             r44,r48,$SIN_1_4,$32768
         G.MULADD.16
                             r46,r49,$SIN_1_4,$32768
```

```
r44,r44,r46,16
 G.EXTRACT.I.16
                                   # in[
                                            0] = ...
 S.128.I
                    r44,r2,0
 G.SUB.16
                    r48,r36,r38
                                   # = tmp10 - tmp11
 G.MULADD.16
                    r44,r48,$COS_1_4,$32768
 G.MULADD.16
                    r46,r49,$COS_1_4,$32768
G.EXTRACT.I.16
                    r44,r44,r46,16
                    r44,r2,64
                                   # in[stride*4] = ...
S.128.I
 G.MULADD.16
                    r44,r42,$COS_1_8,$32768
                    r46,r43,$COS_1_8,$32768
 G.MULADD.16
 G.MULADD.16
                    r44,r40,$SIN_1_8,r44
 G.MULADD.16
                    r46,r41,$SIN_1_8,r46
 G.EXTRACT.I.16
                    r44,r44,r46,16
                    r44,r2,32
                                   # in[stride*2]
 S.128.I
                    r44,r42,$SIN_1_8,$32768
 G.MULADD.16
                    r46,r43,$SIN_1_8,$32768
 G.MULADD.16
                    r44,r40,$-COS_1_8,r44
G.MULADD.16
                    r46,r41,$-COS_1\(\frac{1}{2}\)8,r46
G.MULADD.16
                    r44,r44,r46,15***
G.EXTRACT.I.16
                    r44,r2,96 # in[strice 6] = ...
r48,r32,r30 # = tmp6 + tmp5
 S.128.I
                    r48,r32,r30 # = tmp6
r44,r48,$31N_1_4$4096
 G.ADD.16
 G.MULADD.16
                    r46,r49,$$1N_1_4,$4096
 G.MULADD.16
                    r40,r40,r46, 14 # tmp6
r44,r44,r46, 14 # tmp6 tmp5
G.EXTRACT.I.16
                    r48,132,r30 # =
r46,r48,$©OS_1_4
 G.SUB.16
G.MULADD.16
                 748, 149, 000--
746, 146, 148, 14
                    r48,r49,$COS_1_4,$4096
r46,r46,r48,14 # tm|
G.MULADD.16
G.EXTRACT L.J.6
                                       ₩ tmp#5>=
G.SHL...
G.SHL.16
                                   # OVERSHIFT(tmp4)
                                #OVERSHIFT(mp7)
                    134,134,2 🔞
G.ADD.16
                    .r48,r28,r46 /# tmp14 = tmp4 + tmp45;
                                 # tmp25 = tmp4 tmp15;
# tmp26 = tmp2 tmp16;
                    r50,r28 r46
 G.SUB 16
G.SUB¾6
                    152,134,144
G.ADD.16/
                    r54)r34,r44 # tmp17 = tmp7 + tmp16;
G.MULADD 16
G.MULADD 16
G.MULADD.16
                    744,r54,$@CO$_1_16,$32768
r46,r55,$@G$_1_16,$32768
                    r44,r48,$0$IN≥1_16,#44
                    r46,r49,$0$IN_1_16;t48
 G.MULADD.16
                    144,144,146,16
 GEXTRACT 1.16
                                  # In[stride] = ...
-SM 28,1
                    44,r2 16
G.MULADD.16
                    r44 654,$OCOS_7_16,$32768
                    r46,r55,$OCOS_7_16,$32768
G.MULADD.16
 G.MULÄDD.16
                    r44,r48,$-OSIN_7_16,r44
                    r46,r49,$-OSIN_7_16,r46
G.MULADD.16
                    r44,r44,r46,16
G.EXTRACT.I.16
                    r44,r2,112
                                   # in[stride*7] = ...
 S.128.I
                    r44,r52,$OCOS_5_16,$32768
 G.MULADD.16
G.MULADD.16
                    r46,r53,$OCOS_5_16,$32768
                    r44,r50,$OSIN_5_16,r44
 G.MULADD.16
                    r46,r51,$OSIN_5_16,r46
G.MULADD. 16
G.EXTRACT.I.16
                    r44,r44,r46,16
                                   # in[stride*5] = ...
 $.128.1
                    r44,r2,80
                                                                     MU 0023556
                    r44,r52,$OCOS_3_16,$32768
 G.MULADD.16
G.MULADD.16
                    r46,r53,$OCOS_3_16,$32768
                    r44,r50,$-OSIN_3_16,r44
G,MULADD.16
                    r46,r51,$-OSIN_3_16,r46
 G.MULADD.16
 G.EXTRACT.I.16
                    r44,r44,r46,16
                    r44,r2,48
                                   # in[stride*3] = ...
 S.128.1
 R
                    r0
```

The above code uses 10 G.ADD, 10 G.SUB, 32 G.MULADD, 10 G.EXTRACT.I, and 2 G.SHL instructions; which can be scheduled in 64 cycles. This code performs 8 1-dimensional DCTs at once, so it can be described as performing at 64/64 = 1.0 cycles/pixel.

2-Dimensional Discrete Cosine Transform

The code for a 2-dimensional DCT, uses the 1-dimensional DCT above, an 8x8 transform, a second 1-dimensional DCT, and a second 1-dimensional DCT. The load and store operations which are performed between these steps can be eliminated by procedure inlining, so we can estimate the performance by counting the Group instructions alone, which total to 2*64+2*24 or 176 cycles. The 2-dimensional DCT covers 64 pixels, which works out to a rate of 2.8 cycles/pixel. An inverse DCT should have similar performance characteristics.

Floating-point Discrete Cosine Transform

The DCT can also be performed using half-precision (16-bit) floating-point operations. In this case, the accumulation of intermediate terms is performed using half-precision floating-point so 50% of the SMULADD instructions and 100% of the G.SHL and G.EXTRACT I instructions can be removed. Also, 10 of the G.MULADD operations become simple G.MUL. Thus 8 P.Dimensional DCTs would use 10 GF.ADD, 10 GF.SUB, 10 GF.MUL, 3 GE.MULADD, 3 GF.MULSUB instructions, using 36 cycles, or 0.6 cycles/pixel, and the 2-dimensional 8x8 DCT uses 2*36+2*24 = 120 cycles, or 1.9 cycles/pixel. An inverse DCT should have similar performance characteristics

Further enhancements when used in JFEG algorithm

Because the output of the DCT is scanned into a linear sequence of items, the final transpose operation can easily be eliminated. This reduces the fixed-point DCT cost to 2*64+24 = 152 cycles of 2.4 cycles/pixel; the floating-point DCT cost is reducted to 2*36+24 = 96 cycles, or 5 cycles/pixel.

The following section demonstrates that the transpose cost can be reduced to 16 cycles, by using a combination of memory loads and stores and the G.SHUFFLE operations, producing a fixed-point DCT in 2*64 + 16 = 144 cycles, or 2.3 cycles/pixel and floating-point DCT in 2*36 + 16 = 88 cycles, or 1.4 cycles/pixel.

Other Matrix Applications

Internal 4x4 Matrix Transpose

This example details the transposition of a 4-by-4 matrix of 16-bit values, stored consecutively in memory. The calculation is performed entirely in registers, using

MU 0023557

Highly Confidential

G.SHUFFLE instructions and a technique described in ⁵⁶, in which the first and second halves of the matrix are shuffled log₂N times.

Assume the matrix originally is in the order:

After one shuffling, the matrix is in the order:

After a second shuffling, the matrix is in the order.

C code for procedure;

```
void Matrix4By4Transpose(int16 *src, int16 *dst) {
    int16 tm0[16];
    int16 tm1[16];
    int i;

    for (i=0; i<8; i++) { tm0[2*i] = src[i]; tm0[2*i+1] = src[i+8];
    for (i=0; i<8; i++) { dst[2*i] = tm0[i]; dst[2*i+1] = tm0[i+8];
}
```

Assembler code for procedure:

_SubMatrixTranspose	100				() ()						
£128,j		14,r2,0	<i>(</i>	ÖÐ	01	02	03	04	05	06	07
// \L.128.T		r 6 ,12,16		80							
G.SHUFFLE.8		r8,r4,r6		00							
G.SHUFFLE.8		r10,r5,r7	#	04	12	05	13	06	14	07	15
G.SHUFFLE.8		r4,r8,r10	#	00	04	08	12	01	05	09	13
\$.128.I		r4,r3,0									
G.SHUFFLE.8		r6,r9,r11	#	02	06	10	14	03	07	11	15
S.128.I		r6,r3,16									
В		r O									

The resulting code transposes a 4-by-4 matrix using 5 cycles.

⁵⁶Stone, Harold, "Parallel Processing with the Perfect Shuffle," IEEE Transactions on Computers, Vol C-20, No. 2, February 1971, 153

External Matrix Transpose

A large matrix may not fit in the register file all at once, and even if it could, the internal matrix transpose algorithm performs O(NlogN), as each doubling of the matrix size requires an additional shuffle.

To support the transpose of a large matrix, the internal matrix transpose algorithm can be extended to transpose individual blocks, or sub-matrices, of a large matrix, by modifying the code to specify the row size of of the matrix.⁵⁷

If we consider each element in the left matrix below to be an submatrix as above, the transpose of the matrix is the right matrix below, where each element of the right matrix is the transpose of the corresponding element in the left matrix. Note that elements 0, 9, 18, 27, 36, 45, 54, and 63 are transposed in-place, and that each of the other elements are transposed and exchanged with another element in the matrix. Thus another useful extension of the submatrix transpose algorithm transposes two submatrices simultaneously, writing them back in exchanged locations.⁵⁸

A preceding section describes how to transpose a 4x4 matrix, which can be easily extended to handle a 4x4 submarris by splitting the L.128.I and S.128.I instructions each into pairs of L.641 and S.641 instructions. The cost of the 4x4 transpose is less than 25% of the cost of the 8x8 transpose, so an external matrix transpose using the 4x4 submatrix can be faster than using the 8x8 submatrix transposé.

This section is under construction.

MU 0023559

Mnemosvne System Application


MicroUnity's Terpsichore system architecture uses nine Mnemosyne memory devices in its base configuration, providing a nine byte-wide paths between the processor and memory. The memory devices are used to build a 0.5 Mbyte cache between Terpsichore's first level caches and DRAM-based main memory. The

applied to the two pointers for the L and S instructions.

⁵⁷This modification uses A-type instructions to increment the src pointer by the row size between each L instructions, taking no additional cycles.

58 For such a case, it is useful to use the indexed addressing form, so that the same index can be

main memory store consists of 9, 18 or 36 banks of 1Mx72 arrays (each bank is eighteen 4 Mbit DRAMs), which yields 64,128 or 256 Mbytes of ECC memory with 8,16, or 32 Mbytes of directory storage.




To further expand the DRAM memory and improve the bandwidth to memory, two or four Mnemosyne memory devices may be placed in each of the nine byte-wide paths. Such configurations use 18, 36, 72, or 144 banks of 1Mx72 arrays, which yields 128, 256, 512, or 1024 Mbytes of ECC memory with 16, 32, 64, or 128 Mbytes of directory storage.


Mnemosyne provide sufficient address bits to support up to 16Mx72 DRAM array banks, using as large as 64M bit DRAM parts when available. In such a configuration, memory sizes as large as 16 Gbytes of ECC memory can be constructed.

Terpsichore uses a 64-byte cache line size. Each cache line is associated with an octlet (8 bytes) of directory information, using one of the nine "Hermes channels" provided by a Mnemosyne device with its associated DRAM. The remaining eight of the nine Hermes channels contain the eight octlets (eight byte units) of the cache line data. In order to provide the means to access individual octlets of cache data and directory information at maximum bandwidth, the directory information is scattered evenly among eight of the nine byte lanes.

Typical Cerberus configurations


The number of devices in a typical Cerberus bus may vary from a minimum of about 11 devices (8 Mnemosyne, 1 Terpsichore, 1 Calliope, 1 FPGA), to a moderate amount of about 40 (36 Mnemosyne, 1 Terpsichore, 1 Calliope, 1 Hydra, 1 FPGA), or about 48 (36 Mnemosyne, 4 Terpsichore, 4 Calliope, 4 Hydra, 1 FPGA) to a maximum of about 157 devices (144 Mnemosyne, 4 Terpsichore, 4 Calliope, 4 Hydra, 1 FPGA).






MU 0023561

Highly Confidential





Highly Confidential

Cerberus performance

When determining the performance of Cerberus, this 15:1 variation in the number of devices on the bus has a critical effect. The performance of these configurations with a resistive termination is estimated below:

	{Constants }		1	Hasic	Full	Extended	
	ps/inch:	······································	Terps	h£	***************************************	······	
***********	170	***************************************	Мпопов	9 [35	744	
***********	Pullup Hou:		Californ		2}	4	
*****************	500}	**************************************	Other		2 {	2	
	OC Rout (chms)	Total devices	3	12	418	154	devices
****	-{ 	Bus length	2.5 /device	30	102:5	385	inches inches
	Ilin (UA):	·····	3706VI00	36	123 <u>\$</u>	462	Inches
***************************************	TOTOX		\$			***************************************	
·····	IOC falltime:	Tot. dev. cap.	1	48.00	164.00}	616,00	pf
**********	5.00 (ns	***************************************	***************************************		***************************************	*********************	
***************************************	SELECT COST COST. 3	Line capacitance	100 ohms Zo	51.00	174.25	654.50	P
mmmin	4 p1	al 2.5"/device	75 ohms Zo	68.00	232.33	872.67	Di
*************	·{101:	~~~~~~~~~ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~	-	***************************************	***************************************	***********	r
***************************************	16 mA	Line capacitance	1100 chms Zo	81.20	209.10	785,40	<u> </u>
	ED.U. VORS	Line capacitance at 37device/5 ohms	Zo	81.80	278.80	785.40 1,047.20	ra
***********	- }************************************		}	·····	~~~~ ~~~	***************************************	
***********	Tpd	System Cap.	2.5° 100 ohm	99.00	338.25	1,270,50	of
*****		3 device + line cap	2.5" /5 ohm 3" 100 ohm 3" /5 ohm	**************************************	396,33	1.488.67	DI
	Tsetup		24 100 chm ***	109.20	373,10	7.401.40	<u> </u>
***************************************	-{15010D		3 75 onm	129.801	442.80	1,663.20	(b)
****			}		*******************		·
*************			12.5° 100 ohm	49.50	169,13	635.25 744.33	
	Derived	Tati ⊘ Ripu ohma Hou sys, cap.	2.5 75 0hm	38.00	98.17	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
*********	3	Antonia de la constanta de la	3" 100 ohm	54.60		·····	£4
O ohm Zo	[p//inch: 1.700]		8 75 ohm	**************************************	188.55 221.40	700.70 831.60	n e
	2:267		·····				
ohm Zo				30.94	105.76	397.03	<u> </u>
ohm Zo	3.400	Tau @ lot sys. C V /lot	2.5° 100 ohm 2.5° 75 ohm 3° 100 ohm	3 <u>6.25</u>	***********	485.21	72
	<u></u>	3242. 0 4 110	32.3 73 01111		118.59	737 67	**************************************
		<u>.</u>	3* 75 ohm	34.19 40.50	138.38	437,94 519,75	na
~~~~~~~	<u></u>	. <del></del>	33 73 0HH	······································	, ou. ou, ou, ou, ou, ou, ou, ou, ou, ou, ou,	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
				5.10	47.40	25 15	<u> </u>
	4	Line delsy po/m line length	2.5*/dev 3*/dev		17.43 20.91	65,45 78,54	
	1	s bayer - nue sengin	3.1064			70.04	(118
***************************************	·		<del></del>	20.40		261.80	<u></u>
	1	Max Unjerm Tr	2.5 7607			314.16	
***************************************	<u></u>	4 the delay	3*/dev	24.48	83.64	314.15	119
*****	1		<u> </u>	16.34			<u></u>
	1	Max unterm freq.	2.5 /dev		4.78 3.99		
		1/(rise(ime*,003)	3 7dev	13.62	3.99	1.08	MITZ
	1	1	1				
	1		100chm/2.5"	49.02	14.35	3.82	Ohns
	3	cap, at OC fall time	1000hm/3	40.85	11.96	3,18	Ohme
	1				1		<b></b>
		DC Input current		120	410	1540	UA
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1	1	1			VIII	L
***************************************	***************************************	Min Cycle freq 1000/fau(lh)+1pd+1s+	2.5" 100 6KM	11:15	4.27	1.28	MHZ
	-3		2.5 75 ohm	197.78	3.80	1.10	
		2 Trace delay	3 100 ohm	10.33	3,87	1.13	MH2.
<del>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</del>	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~ <del>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</del>	33 75 ohm	<u>9,34</u> {	3,41	0.98	SMILE:

The use of a synchronous repeater, as described previously, would result in a significant performance increase in the Extended system.

# <u>Index</u>

Absolute Maximum Ratings 201, 237	bank 234 35
Access detail required	banks 228
by global TLB 65, 129, 133, 138, 142	bias current of each input operational
	amplifier. Each such field contains
by local TLB 65, 129, 133, 138, 142	configuration data in the following
by tag 65, 129, 133, 138, 142 Access disallowed	format 261
	block diagram 201, 236
by global TLB 65, 129, 133, 138, 141	Branch 58, 59
	and
by local TLB 65, 129, 133, 138, 142	equal to zero 60
by tag 65, 129, 133, 137, 141	not equal to zero 60
by virtual address 58, 59, 65, 129, 133, 137, 141	signed
Address 51	greater of equal to zero 60
add 51	greater than zero 60
immediate 54	essor equal to zero 60
and 51	less than zero 60
immediate 54	and Link 59
and not 51	Conditionally 60
Copy Immediate 53	down in privilege 58, 59
exclusive nor 51	equal 60
Immediate 54	floäting-point
Reversed 5	equal ·
nand	double 60
immediate 54	W AW W A -
nor	quad 60
immediare 54	single 60
not and 51	not equal double 60
not or 91	half 60
or \$1	quad 60
mmediate 54	single 60
or not 51	not unordered greater or
Reversed 56	equal .
shift left immediate 57	: double 60
Short Immediate 57	half 60
signed shift right immediate 57	quad 60
subtract 56	single 60
immediate 54, 55	not unordered or equal
unsigned shift right immediate 57	double 60
xor 51	half 60 MU 0023565
immediate 54	quad 60
Always Reserved 50	single 60
architecture description registers	not unordered or less
186, 214, 254, 286	double 60
Arithmetic Operations 24, 33	half 60
bandwidth 220	quad 60
	Highly Confidential

	at 1
single 60	Clock 167, 270
unordered greater or equal	Clock Event 167
double 60	clock rate 288
half 60	collision 292, 293
quad 60	collisions 295
single 60	command 276
unordered or equal	Compare-and-set 25
double 60	configurable 221
half 60	configuration 203, 204, 239
quad 60	configuration register 194, 265
single 60	conflict 223
unordered or less	consistency 264, 274
double 61	control register 187, 215, 216, 254
half 60	control register in octlet 6 254
	correctable 217, 219
	cutoff frequency of each cable input
single 60	anticlias filter Each such field
Gateway Immediate 64	antimales inter-seach such field
Immediate 66	contains configuration data in the
and link 66	following format 259
	cutoff frequency of each output
signed	antialias filter. Each such field
greater or equal 61	contains configuration data in the
less 61	following format 262
unsigned ( )	Data handling Operations 27
greater or equal 61	differential-pair signals 270
less 61	DRAM bank 203
Branch Conditionally 24	DRAM memory capacity 200
byte ordering 275	ECC 199, 209, 216, 217, 218, 219, 228,
Cache Coherence 150	350
Cache coherence intervention	Electrical characteristics 202, 238,
required **	<i>213</i> **
by global TLB 65, 130, 134, 138	error 276
142	error response 282
by local TLB 65, 129, 133, 138, 142	Euterpe 198
by tag 65, 129, 133, 138, 142	Exceptions 26
Calliope 151, 351	Execute 67
Calliope's configuration registers	add 67
comply with the Cerberus and	and check signed overflow 67
Hermes specifications. Cerberus	add immediate 71
registers 241	and check signed overflow 71
capacitance 204	and 67
cascade 220	logarithm of most significant
cascaded 232	bit 67
_	summation of bits 67
Cerberus 187, 205, 215, 228, 241, 254,	and immediate 71
283, 287, 288, 289, 300, 301, 351	and numeriate /1
Cerberus registers 175	
Cerberus status register 282	
check byte 275, 282	exclusive nor 67
checkpoint 173, 174	gather 67

Immediate 71	unsigned
Reversed 73	greater or equal 75
multiplex 79	less 75
nand immediate 71	subtrăct immediate
nor immediate 71	and check
not and 67	equal 73
not or 67	not equal 73
or 67	signed
or immediate 71	greater or equal 73
or not 67	less 73
Reversed 75	unsigned
scatter 67	greater or equal 73
set	less 73
equal 75	and check signed overflow 73
not equal 75	Tematy 79
signed	amsigned
greater or equal 75	expand 67
less 75	immediate 77
unsigned	shift right 67
greater or equal 75	imprediate 77
less 75	xor 67
set immediate	xor immediate 71
equal 73	failure 231
not equal 73	failutes 229
signed A	Fixed-point 23
greater or equal 73	Fixed point at the metic 69, 72, 74, 76,
less 73	78 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
unsigned A. W. A. A. A. A. A. A. A. A. A. A. A. A. A.	Floating-point 24, 80
greater of equal 73	absolute value
less 79	double 91
shift left 67	half 91
and check signed overflow 67	quad 91
immediate 77	single 91
and check signed everflow	add
77	
Short Immediate 77	double 80
signed	quad 80
expand 67	single 80
immediate 77	convert
shift right 67	double from integer 91, 92
immediate 77	double from quad 91
subtract 75	double from single 92
and check	half from integer 91
equal 75	half from single 91
not equal 75	integer from double 92
signed	integer from half 92
greater or equal 75	integer from quad 92
less 75	integer from single 92
overflow 75	quad from double 92
	quad from double 12
	Highly Confidential
•	

	•
quad from integer 92	quad 84
single from double 91	single 84
single from half 92	not greater or equal
single from integer 91	double 84
divide	half 84
double 80, 81	quad 84
half 80	single 84
quad 81	not or less
single 80	double 84
multiply	half 84
double 81	quad 84
half 81	single 84.
quad 81	not unordered greater or
single 81	equal /
multiply and add	double 85
double 89	half 85
half 89	quad 85
quad 89	single 85
single 89	not unordered or equal
multiply and subtract	double 84
double 89	half 84
half 89	anad 84
quad 89	single 84
single 89	not unordered or less
negate A A A A A A	double 85
double 92	half \$5
half 92	awad 85
quad 92	single 85
single 92	unordered greater or equal
Reversed 84	double 85
set (%) ?	half 85
equal 🥒 🤲 🦠 🧥 🖏 🖟	quad 85
(double 84)	🐃 single 85
half 84	unordered or less
quad\\$4	double 85
single 84	half 85
greater or equal	quad 85
double 84, 85	single 85
half 84, 85	square root
quad 84, 85	double 93
single 84, 85	half 92, 93
less	quad 93 • single 93 MU 0023568
double 84	suigic //
half 84	subtract
quad 84	double 85
single 84	half 85
not equal	quad 85, 86
double 84	single 85
half 84	Ternary 89
•	

Unary 91	quadlets 96	
Floating-point arithmetic 83, 88, 90,	exclusive-nor 98	
95, 116, 120, 122, 126	exclusive-or 98	
Forced Perfect Termination 288	extract :	
FPGA 287	hexlet 111	
Galois Field Operations 33	Extract Immediate 103	
Gateway 21	_	
Global TLB miss 65, 130, 134, 138,	bits 103	
142	bytes 103	
	doublets 103	
Group 96	hexlet 103	
add	nibbles 193	
bytes 96	octlets 103	
doublets 96	pecki 103	
nibbles 96	quadlets 103	
octlets 96	Fleating point 114.	
pecks 96	Reversed 117	
guadlets 96	Ternary 121	
and 96	Unary 123	
and not 96		
compress	gather	
bits 96	hexlets 97	
	nibbles 97	•
bytes 96	octles 97	•
doublets 96	pecks/97	
immediate ( )	, quadlets 97	
bits 108	gather bytes 97	
bytes 108° % % % % % %	gather doublets 97	
doublets 108	multiplex 111	
nibbles 108	imultiplex and gather 111	
octlet/108 🖋 🧷 🦠 🦓 🦠	scatter and multiplex 111	
pecks 108	nand 97	•
quadlets 108	por 97	•
nibbles 96	or 97	
octlets 96	or not 97	
pecks 96	polynomial divide	
quadlets 96	= - <u>1</u>	
200 Mar W "	bits 97	
copy bits 96	bytes 97	
	doublets 97	
bytes 96	nibbles 97	
doublets 96	octlets 97	
nibbles 96	pecks 97	
octlets 96	quadlets 97	
pecks 96	Reversed 105	
quadlets 96	scatter	
deal	bytes 97	
bits 96	doublets 97	
bytes 96	hexlet 97	MILODOS
doublets 96	nibbles 97	MU 0023569
nibbles 96	octlets 97	
pecks 96		
peers yo	pecks 97	•
	Highly Consideration	

quadlets 97		immediate	
set		bytes 108	
equal		doublets 108	
bytes 105		nibbles 108	
doublets 10	)5	octlets 108	
nibbles 105		pecks 108	
octlets 105	,	quadlets 108	
pecks 105		nibbles 97	
quadlets 10	05	octlets 97	
	<i>)</i>	pecks 97	
not equal		quadlets 97	
bytes 105 doublets 10	05 SH	ort Immediate 108	
	-	uffle	
nibbles 105		bits 98	
octlets 105		. AF A.	
pecks 105	05	bytes 98	
quadlets 10	<i>D</i>	doublets 98	
signed		nibbles 98	
greater or		pecks 98	
bytes 1		quadlets 98	
doublet		ned .	
nibbles	100. 600 300 300 300 300 1000	divide	
octlets		octlets 96, 98	
pecks 1	*** **** ***** ***********************	expand	
quadlet	s ±05 « « « « « « « « «	bits 96	
less 🦓 🐚	~~/	bytes 96	
bytes I		doublets 96	
doublet		inmediate	
nibbles		bits 108	
octlets	180	bytes 108	
pecks I	.05	doublets 108	
, quadlet	.S~1U9	nibbles 108	
unsigned		octlet 108	
greater or		pecks 108	
bytes 1		quadlets 108	
doublet doublet		nibbles 96	
nibbles		octlet 96	
octlets octlets		pecks 96	
pecks 1		quadlets 96	
quadlet	s 105	multiply	
less		bits 97	
bytes 1		bytes 97	
doublet		doublets 97	MU 0023570
nibbles		nibbles 97	
octlets		octlets 97	
pecks 1		pecks 97	
quadlet	s 105	quadlets 97	
shift left		multiply and add	
bytes 97		bits and pecks 111	
doublets 97		bytes and doublets	111

doublets and quadlets 111	pecks 98
nibbles and bytes 111	quadlets 98
octlets and hexlets 111	multiply
pecks and nibbles 111	⇒ bytes 98
quadlets and octlets 111	doublets 98
shift right	nibbles 98
bytes 98	octlets 98
doublets 98	pecks 98
immediate	quadlets 98
bytes 108	multiply and add
doublets 108	bytes and doublets 111
nibbles 108	doublets and quadlets 111
octlets 108	mbbles and bytes 111
pecks 108	octlets and hexlets 111
quadlets 108	pecks and nibbles 111
nibbles 98	quadlets and octlets 111
octlets 98	shift right
pecks 98	bytes 98
quadlets 98	doublets 98
subtract	impiediate
bytes 105	bytes 108
doublets 106	doublets 108
nibbles 105	nibbles 108
octlets 106	octlets 108
pecks 105	pecks 108
quadlets 106	guadlets 108
swap ****	a filblies 98
bits 98	octlets 98
bytes 98,2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/	pecks 98
doublets 98	quadlets 98
nibbles 98	Group floating-point
pecks 98	absolute value
guadlets 98	double 123
Ternary 111	half 123
unsigned 🔪	single 123
expand expand	add MU 0023571
bits 98	double 114
bytes 98	half 114
doublets 98	single 114
immediate	convert
bits 108	double from integer 123
bytes 108	double from single 123, 124
doublets 108	half from integer 123
nibbles 108	half from single 123
octlet 108	integer from double 124
pecks 108	integer from half 124
quadlets 108	integer from single 124
nibbles 98	single from double 123
octlet 98	single from half 123
•	Highly Confidential

single from integer 123	half 117	
divide	single 117	
double 114	not unordered or equal	
half 114	double 117	
single 114	half 117	
multiply	single 117	
double 115	not unordered or less	
half 114, 115	double 117	
single 115	half 117 🐁	
multiply and add	single 117	
double 121	unordered greater or equal	
half 121	double 118	
single 121	half 148	
multiply and subtract	single 118	
double 121	upordered or equal	
half 121	double 118	
single 121	half 1.17	
negate	single 117, 118	
double 124	unordered or less	
half 124	double 118	
single 124	half 118	
set // // // //	single 118	
equal	square root	
double 117	double 124	
half 117	half 124	
single (17	single 124	
greater or equal	subtract.	
double 117	double 118	
half 117	half 118	
single 117	single 118	
less	high Bandwidth 204, 240	
double 147	Hydra 151, 351	
# half 117	dle 274, 276, 277	
**************************************	implementation-defined parameters 199, 235, 269	
fiot equal double 117		
half 117	implementation-dependent 219, 223, 232, 286	
single 117	interleave 220	
not greater or equal	interleaving 198, 232	
double 117	internal buffer overflow 282	
single 117	invalid address 282	
half 117	invalid command 282	
not less	invalid identification number 282	
double 117	latency 232, 285	
single 117	least-privileged level 143	
not less half 117	line 230	
not unordered greater or	Load 127 MU 002	23572
equal	hexlet	
double 117	big-endian 127	

aligned 127	immediate 132
immediate 131	octlet
immediate 131	big-endian 128
little-endian 127	aligned 128
aligned 127	immediate 132
immediate 131	immediate 132
immediate 131	little-endian 128
Immediate 131	aligned 128
octlet	immediate 132
big-endian 127	immediate 132
aligned 127	quadlet
immediate 131	big endian 128
immediate 131	aligned 128
little-endian 127	immediate 132
aligned 127	immediate 132
immediate 131	little-endian 128
immediate 131	aligned 128
signed	immediate 132
byte 127 ·	immediate 132
immediate 131	Losd and Store 23
doublet	
big-endian 127	Local TLB miss 65, 130, 134, 138, 142 logical memory 203, 239
aligned 12	logical memory address 220
immediate 434	machine sheck 172
immediate 131	memory 203, 239
little endian 127	
aligned 127	Memory Management 143
immediate 131	Minimum Terpsichore 351
immediate 131	Mnemosyne 151, 351
quadlet	Mnemosyne's configuration registers comply with the Cerberus and
bigsendian 127	
afigued 127	Heimes specifications. Configuration registers 205
Improdicted 121 & A	Moderate Terpsichore 351
immediate 131	most-privileged level 143
little endian 127	multiprocessor 143
aligned 127	noise 223
immediate 131	octlet 204, 239
immediate 131	operating modes of the cable input
unsigned	blocks. Each such field contains
byte 127	configuration data in the following
immediate 131	format 259
doublet	" · ·
big-endian 127	operating modes of the cable input
aligned 127	equalizers. Each such field contains
immediate 131	configuration data in the following format 263
immediate 131	
little-endian 127	packaging 200, 235
aligned 128	Page mode 223
immediate 131	parity 275 MU 0023573
	partition 228
· · ·	Highly Court to 12

## Terpsichore System Architecture

physical memory blocks 228	big-endian aligned immediate
pins 200, 235	139
Pipeline Organization 38	little-endian aligned 135
PLL 218	little-endian aligned immediate
PMOS 193, 218, 265	139
power 189, 200, 224, 235, 256	double
precharge 223	big-endian 135
process characteristics 193, 218, 265	aligned 135
	immediate 139
queue 223	. ASS A
queued 220	immediate 13.9
rank 228, 231	little-endian 135
read octlet 300	aligned 135
read-allocate 276, 277	immediate 139
read-noallocate 276, 277	immediate 139
read-response 276, 278	hexlet
	big-engian 195
Recommended operating conditions	
201, 237	aligned 135
redundancy 198	immediate 139
redundant 227, 228, 229, 231	immediate 139
reserved 298	little-endian 135
Reserved Instruction 63, 63, 83, 88,	aligned 135
90, 95, 102, 104, 107, 110, 113, 116	immediate 139
120, 122, 126, 129, 133, 127, 141	inmediate 139
	Immediate 139
reset 171, 197, 226, 268	multiplex octlet
Rounding 26	
SCI 150	Big-endian aligned 135
set on compare 24, 40	big endian aligned immediate
side-effects 300	*T\$9
single-set 203 // **// **	little-endian aligned 135
skew 189, 197, 204, 219, <b>224</b> , 226, 240	little-endian aligned immediate
256, 268, 269, 270°	(%)" 139
slew 216, 224, 227	multiplex-and-swap octlet
software 204, 240, 269	big-endian aligned 135
start vector address 171, 172, 175	big-endian aligned immediate
status register 188, 189, 205, 217, 218,	139
	little-endian aligned 135
219,240, 241, 255, 256, 283	
stomped 218, 279	little-endian aligned immediate
Store 135	139
add-and-swap octlet	octlet
big-endian aligned 135	big-endian 135
big-endian aligned immediate	aligned 135
139	immediate 139
little-endian aligned 135	immediate 139
little-endian aligned immediate	little-endian 135
139	aligned 135
byte 135	immediate 139
immediate 139	immediate 139
compare-and-swap octlet	quadlet
big-endian aligned 135	big-endian 135 MU 0023574
	·

aligned 135 immediate 139 immediate 139 little-endian 135 aligned 135 immediate 139 immediate 139 Switching characteristics 203, 239, 274 syndrome 218, 219 Terpsichore 198, 234, 287, 349, 350, 351, 352, 353 testing 232, 286 time-out 296, 300, 301 timing 216, 221, 222, 233 uncorrectable 217, 219 write octlet 299 write-allocate 276, 280 write-back 203 write-noallocate 276, 280 write-response 276, 281

